From 70c5c996be2d3fb735fa72a23a339e9d1392dad3 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?=E2=80=9C=E8=8B=8F=E9=A3=9E=E6=BA=90=E2=80=9D?= Date: Fri, 14 Jul 2023 13:42:20 +0800 Subject: [PATCH] =?UTF-8?q?1=E3=80=81=E9=A6=96=E6=AC=A1=E6=8F=90=E4=BA=A4?= =?UTF-8?q?=202=E3=80=81=E5=8D=9A=E5=88=9B=E7=BB=99=E8=BF=87=E6=9D=A5?= =?UTF-8?q?=E6=9C=80=E6=96=B0=E7=9A=84=E4=BB=A3=E7=A0=81=2020230714?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit --- .gitignore | 85 + project/ISP_368/ISP_368.uvprojx | 527 ++ project/ISP_368/Listings/ISP_368.map | 5230 +++++++++++++++ project/ISP_368/Listings/ISP_368_0109.map | 5230 +++++++++++++++ .../ISP_368/Listings/WL368_NOTE10_HX628.map | 5382 ++++++++++++++++ .../Listings/WL368_NOTE10_HX628_CA.map | 5179 +++++++++++++++ .../ISP_368/Listings/WL368_NOTE20_CSOT667.map | 5283 +++++++++++++++ project/ISP_368/Listings/ap_demo.txt | 5661 +++++++++++++++++ .../ISP_368/Listings/app_tp_for_custom_s8.txt | 0 project/ISP_368/Listings/app_tp_transfer.txt | 1325 ++++ project/ISP_368/Listings/board.txt | 63 + project/ISP_368/Listings/main.txt | 55 + .../ISP_368/Objects/WL368_NOTE20_CSOT667.bin | Bin 0 -> 64044 bytes project/ISP_368/RTE/_ISP_368/RTE_Components.h | 21 + project/请先读我（已更新20221018）.txt | 9 + src/app/demo/ap_demo.c | 2746 ++++++++ src/app/demo/ap_demo.h | 50 + src/app/demo/app_tp_for_custom_s8.h | 156 + src/app/demo/app_tp_screen_transfer_data_s8.h | 23 + src/app/demo/app_tp_transfer.c | 912 +++ src/app/demo/app_tp_transfer.h | 105 + src/app/main.c | 26 + src/app/test_cfg_global.h | 84 + src/board/board.c | 26 + src/board/board.h | 16 + src/board/startup/startup_ARMCM0.s | 226 + src/common/tau_common.h | 216 + src/common/tau_delay.h | 34 + src/common/tau_device_datatype.h | 167 + src/common/tau_dsi_datatype.h | 374 ++ src/common/tau_log.h | 108 + src/common/tau_operations.h | 229 + src/sdk/CVWL368/lib/CVWL368.lib | Bin 0 -> 665220 bytes .../CVWL368/lib/WL368_NOTE20_CSOT667_TP.lib | Bin 0 -> 109206 bytes src/sdk/include/M0/ArmCM0.h | 213 + src/sdk/include/hal_dsi_rx_ctrl.h | 558 ++ src/sdk/include/hal_dsi_tx_ctrl.h | 284 + src/sdk/include/hal_gpio.h | 537 ++ src/sdk/include/hal_i2c_master.h | 80 + src/sdk/include/hal_i2c_slave.h | 179 + src/sdk/include/hal_pwm.h | 219 + src/sdk/include/hal_spi_master.h | 89 + src/sdk/include/hal_spi_slave.h | 181 + src/sdk/include/hal_swire.h | 75 + src/sdk/include/hal_system.h | 181 + src/sdk/include/hal_timer.h | 92 + src/sdk/include/hal_uart.h | 131 + src/sdk/include/hal_wdg.h | 94 + src/sdk/sdk_version.h | 1 + ..._Note20_NT37701AH_CSOT667_20230324(WL368).xlsx | Bin 0 -> 165 bytes 50 files changed, 42462 insertions(+) create mode 100644 .gitignore create mode 100644 project/ISP_368/ISP_368.uvprojx create mode 100644 project/ISP_368/Listings/ISP_368.map create mode 100644 project/ISP_368/Listings/ISP_368_0109.map create mode 100644 project/ISP_368/Listings/WL368_NOTE10_HX628.map create mode 100644 project/ISP_368/Listings/WL368_NOTE10_HX628_CA.map create mode 100644 project/ISP_368/Listings/WL368_NOTE20_CSOT667.map create mode 100644 project/ISP_368/Listings/ap_demo.txt create mode 100644 project/ISP_368/Listings/app_tp_for_custom_s8.txt create mode 100644 project/ISP_368/Listings/app_tp_transfer.txt create mode 100644 project/ISP_368/Listings/board.txt create mode 100644 project/ISP_368/Listings/main.txt create mode 100644 project/ISP_368/Objects/WL368_NOTE20_CSOT667.bin create mode 100644 project/ISP_368/RTE/_ISP_368/RTE_Components.h create mode 100644 project/请先读我（已更新20221018）.txt create mode 100644 src/app/demo/ap_demo.c create mode 100644 src/app/demo/ap_demo.h create mode 100644 src/app/demo/app_tp_for_custom_s8.h create mode 100644 src/app/demo/app_tp_screen_transfer_data_s8.h create mode 100644 src/app/demo/app_tp_transfer.c create mode 100644 src/app/demo/app_tp_transfer.h create mode 100644 src/app/main.c create mode 100644 src/app/test_cfg_global.h create mode 100644 src/board/board.c create mode 100644 src/board/board.h create mode 100644 src/board/startup/startup_ARMCM0.s create mode 100644 src/common/tau_common.h create mode 100644 src/common/tau_delay.h create mode 100644 src/common/tau_device_datatype.h create mode 100644 src/common/tau_dsi_datatype.h create mode 100644 src/common/tau_log.h create mode 100644 src/common/tau_operations.h create mode 100644 src/sdk/CVWL368/lib/CVWL368.lib create mode 100644 src/sdk/CVWL368/lib/WL368_NOTE20_CSOT667_TP.lib create mode 100644 src/sdk/include/M0/ArmCM0.h create mode 100644 src/sdk/include/hal_dsi_rx_ctrl.h create mode 100644 src/sdk/include/hal_dsi_tx_ctrl.h create mode 100644 src/sdk/include/hal_gpio.h create mode 100644 src/sdk/include/hal_i2c_master.h create mode 100644 src/sdk/include/hal_i2c_slave.h create mode 100644 src/sdk/include/hal_pwm.h create mode 100644 src/sdk/include/hal_spi_master.h create mode 100644 src/sdk/include/hal_spi_slave.h create mode 100644 src/sdk/include/hal_swire.h create mode 100644 src/sdk/include/hal_system.h create mode 100644 src/sdk/include/hal_timer.h create mode 100644 src/sdk/include/hal_uart.h create mode 100644 src/sdk/include/hal_wdg.h create mode 100644 src/sdk/sdk_version.h create mode 100644 ~$调试记录_Note20_NT37701AH_CSOT667_20230324(WL368).xlsx diff --git a/.gitignore b/.gitignore new file mode 100644 index 0000000..243d6b9 --- /dev/null +++ b/.gitignore @@ -0,0 +1,85 @@ +# A .gitignore for Keil projects. +# Taken mostly from http://www.keil.com/support/man/docs/uv4/uv4_b_filetypes.htm + +# User-specific uVision files +*.opt +*.uvopt +*.uvoptx +*.uvgui +*.uvgui.* +*.uvguix.* + +# Listing files +#*.cod +#*.map +#*.m51 +#*.m66 +*._ip +*.i +*.lst +*/Listings/*.txt + +# define exception below if needed +*.scr + +# Object and HEX files +*.axf +*.b[0-3][0-9] +*.hex +*.d +*.crf +*.elf +*.hex +*.h86 +*.obj +*.o +*.sbr +*.htm + +# Build files +# define exception below if needed +*.bat +*._ia +*.__i +*._ii + +# Generated output files +/Listings/* +/Objects/* + +# Debugger files +# define exception below if needed +*.ini + +# Other files +*.build_log.htm +*.cdb +*.dep +*.ic +*.lin +*.lnp +*.orc +# define exception below if needed +*.pack +# define exception below if needed +*.pdsc +*.plg +# define exception below if needed +*.sct +*.sfd +*.sfr + +# Miscellaneous +*.tra +*.fed +*.l1p +*.l2p +*.iex + + +/si/ +!*.bin +!*.map + +# To explicitly override the above, define any exceptions here; e.g.: +# !my_customized_scatter_file.sct diff --git a/project/ISP_368/ISP_368.uvprojx b/project/ISP_368/ISP_368.uvprojx new file mode 100644 index 0000000..4cf2200 --- /dev/null +++ b/project/ISP_368/ISP_368.uvprojx @@ -0,0 +1,527 @@ + + + + 2.1 + +
### uVision Project, (C) Keil Software
+ + + + ISP_368 + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + ARMCM0 + ARM + ARM.CMSIS.5.5.1 + http://www.keil.com/pack/ + IRAM(0x20000000,0x00020000) IROM(0x00000000,0x00040000) CPUTYPE("Cortex-M0") CLOCK(12000000) ESEL ELITTLE + + + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000) + 0 + $$Device:ARMCM0$Device\ARM\ARMCM0\Include\ARMCM0.h + + + + + + + + + + $$Device:ARMCM0$Device\ARM\SVD\ARMCM0.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + .\Objects\ + WL368_NOTE20_CSOT667 + 1 + 0 + 1 + 1 + 1 + .\Listings\ + 1 + 0 + 1 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 0 + fromelf --bin -o .\Objects\@L.bin .\Objects\@L.axf + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 1 + + + SARMCM3.DLL + + DARMCM1.DLL + -pCM0 + SARMCM3.DLL + + TARMCM1.DLL + -pCM0 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4096 + + 1 + BIN\UL2CM3.DLL + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + "Cortex-M0" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 16 + 1 + 1 + 0 + 0 + 4 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x20000 + + + 1 + 0x0 + 0x40000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x2000 + + + 1 + 0x10000 + 0x10000 + + + 0 + 0x70000 + 0xf0 + + + 0 + 0x70100 + 0xd0 + + + 0 + 0x701d0 + 0x7e30 + + + 0 + 0x20000000 + 0x20000 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 4 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + + ISP_368 + + ..\..\src;..\..\src\board;..\..\src\common;..\..\src\sdk\include;..\..\src\app\demo;..\..\src\sdk\include\M0;..\..\src\app;..\..\src\app\module_demo;..\..\src\app\touch;..\..\src\app\S8;..\..\src\app\S9;..\CVWL368 + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 1 + 0 + 0 + 0 + 1 + 0 + 0x00000000 + 0x20000000 + + + + + + + + + + + + + app + + + main.c + 1 + ..\..\src\app\main.c + + + ap_demo.c + 1 + ..\..\src\app\demo\ap_demo.c + + + app_tp_transfer.c + 1 + ..\..\src\app\demo\app_tp_transfer.c + + + app_tp_for_custom_s8.c + 1 + ..\..\src\app\demo\app_tp_for_custom_s8.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + driver + + + CVWL368.lib + 4 + ..\..\src\sdk\CVWL368\lib\CVWL368.lib + + + WL368_NOTE20_CSOT667_TP.lib + 4 + ..\..\src\sdk\CVWL368\lib\WL368_NOTE20_CSOT667_TP.lib + + + + + board + + + board.c + 1 + ..\..\src\board\board.c + + + + + startup + + + startup_ARMCM0.s + 2 + ..\..\src\board\startup\startup_ARMCM0.s + + + + + ::CMSIS + + + + + + + + + + + + + + + + + + RTE\Device\ARMCM0\startup_ARMCM0.s + + + + + + RTE\Device\ARMCM0\system_ARMCM0.c + + + + + + + + diff --git a/project/ISP_368/Listings/ISP_368.map b/project/ISP_368/Listings/ISP_368.map new file mode 100644 index 0000000..9133ba4 --- /dev/null +++ b/project/ISP_368/Listings/ISP_368.map @@ -0,0 +1,5230 @@ +Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] + +============================================================================== + +Section Cross References + + main.o(i.main) refers to board.o(i.board_Init) for board_Init + main.o(i.main) refers to ap_demo.o(i.ap_demo) for ap_demo + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.PWM_Task) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.PWM_Task) refers to ap_demo.o(.data) for read_bl_data + ap_demo.o(i.PWM_init) refers to hal_pwm.o(i.hal_pwm_out_init) for hal_pwm_out_init + ap_demo.o(i.PWM_init) refers to hal_pwm.o(i.hal_pwm_out_config_all) for hal_pwm_out_config_all + ap_demo.o(i.ap_dcs_read) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) for hal_dsi_rx_ctrl_send_ack_cmd + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) for hal_dsi_rx_ctrl_get_max_ret_size + ap_demo.o(i.ap_dcs_read) refers to ap_demo.o(.data) for phone_DisplayOFF_flag + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_I2C_init) for app_tp_I2C_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.open_mipi_rx) for open_mipi_rx + ap_demo.o(i.ap_demo) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.PWM_init) for PWM_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_te_timer_init) for soft_te_timer_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_mipi_tx) for init_mipi_tx + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_init) for app_tp_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.tx_display_on) for tx_display_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_phone_clear_reset_on) for app_tp_phone_clear_reset_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_start) for app_tp_transfer_screen_start + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_ap_reset_int) for hal_gpio_set_ap_reset_int + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.PWM_Task) for PWM_Task + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.app_tp_calibration_exec) for app_tp_calibration_exec + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_int) for app_tp_transfer_screen_int + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) for hal_dsi_tx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) for hal_dsi_tx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) for hal_dsi_rx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) for hal_dsi_rx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_open) for hal_swire_open + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_deinit) for hal_swire_deinit + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_stop) for hal_timer_stop + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_deinit) for hal_timer_deinit + ap_demo.o(i.ap_demo) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_demo) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_in + ap_demo.o(i.ap_demo) refers to ap_demo.o(.data) for phone_DisplayOFF_count + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_timer3_cb) for soft_timer3_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.ap_reset_cb) for ap_reset_cb + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(.data) for value_reg_ca + ap_demo.o(i.ap_get_reg_df) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.ap_get_reg_df) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) for hal_dsi_tx_ctrl_set_ccm + ap_demo.o(i.ap_get_reg_df) refers to ap_demo.o(.data) for value_reg_df + ap_demo.o(i.ap_reset_cb) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_pvd) for hal_system_set_pvd + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(.data) for value_reg_b1 + ap_demo.o(i.ap_set_display_off) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_display_off) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_display_on) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.ap_set_exit_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_exit_sleep_mode) refers to ap_demo.o(.data) for g_exit_sleep_mode + ap_demo.o(i.ap_set_tp_calibration_04) refers to ap_demo.o(.data) for g_calibration_flag + ap_demo.o(i.app_tp_calibration_exec) refers to app_tp_transfer.o(i.ap_tp_calibration) for ap_tp_calibration + ap_demo.o(i.app_tp_calibration_exec) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.app_tp_calibration_exec) refers to ap_demo.o(.data) for g_calibration_flag + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) for hal_dsi_tx_ctrl_create_handle + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) for hal_dsi_tx_ctrl_set_overwrite_rgb + ap_demo.o(i.init_mipi_tx) refers to ap_demo.o(.data) for g_tx_ctrl_handle + ap_demo.o(i.init_panel) refers to ap_demo.o(i.tx_panel_reset) for tx_panel_reset + ap_demo.o(i.init_panel) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) for hal_dsi_tx_ctrl_enter_init_panel_mode + ap_demo.o(i.init_panel) refers to ap_demo.o(i.send_panel_init_code) for send_panel_init_code + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.init_panel) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) for hal_dsi_tx_ctrl_exit_init_panel_mode + ap_demo.o(i.init_panel) refers to ap_demo.o(.constdata) for panel_init_code + ap_demo.o(i.open_mipi_rx) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) for hal_dsi_rx_ctrl_create_handle + ap_demo.o(i.open_mipi_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) for hal_dsi_rx_ctrl_pre_init_pps + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) for hal_dsi_rx_ctrl_set_cus_sync_line + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) for hal_dsi_rx_ctrl_set_cus_esc_clk + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.constdata) for g_cus_rx_dcs_execute_table + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.ap_dcs_read) for ap_dcs_read + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.pps_update_handle) for pps_update_handle + ap_demo.o(i.pps_update_handle) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) for hal_dsi_rx_ctrl_toggle_resolution + ap_demo.o(i.pps_update_handle) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.pps_update_handle) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.send_panel_init_code) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) for hal_dsi_tx_ctrl_write_array_cmd + ap_demo.o(i.send_panel_init_code) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + ap_demo.o(i.soft_te_timer_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) for hal_dsi_rx_ctrl_set_hw_tear_mode + ap_demo.o(i.soft_te_timer_cb) refers to ap_demo.o(.data) for panel_display_done + ap_demo.o(i.soft_te_timer_init) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.soft_te_timer_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.soft_te_timer_init) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.soft_te_timer_init) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_te_timer_init) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.soft_te_timer_init) refers to ap_demo.o(i.soft_te_timer_cb) for soft_te_timer_cb + ap_demo.o(i.soft_timer3_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_timer3_cb) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_count + ap_demo.o(i.soft_timer3_cb) refers to ap_demo.o(.data) for phone_DisplayOFF_count + ap_demo.o(i.translate_data) refers to idiv.o(.text) for __aeabi_idivmod + ap_demo.o(i.translate_data) refers to ap_demo.o(.data) for value_reg_b1 + ap_demo.o(i.tx_display_on) refers to ap_demo.o(i.init_panel) for init_panel + ap_demo.o(i.tx_display_on) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + ap_demo.o(i.tx_display_on) refers to ap_demo.o(.data) for g_tx_ctrl_handle + ap_demo.o(i.tx_panel_reset) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.tx_panel_reset) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_on) for ap_set_display_on + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_off) for ap_set_display_off + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_df) for ap_get_reg_df + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_ca) for ap_get_reg_ca + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_backlight) for ap_set_backlight + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_enter_sleep_mode) for ap_set_enter_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_exit_sleep_mode) for ap_set_exit_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_tp_calibration_04) for ap_set_tp_calibration_04 + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.S20_Start_init) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.S20_Start_init) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_screen_int_init) for app_tp_screen_int_init + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.bss) for s_screen_read_buffer + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.data) for MI10_PRO_screen_init_data1 + app_tp_transfer.o(i.S20_Start_init) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.ap_tp_calibration) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.ap_tp_calibration) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(.data) for MI10_PRO_TP_Tuning_data2 + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_init) for hal_i2c_s_init + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_set_transfer) for hal_i2c_s_set_transfer + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(i.app_tp_i2cs_callback) for app_tp_i2cs_callback + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(.bss) for s_phone_read_buffer + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_transfer_phone) for app_tp_transfer_phone + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_init) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + app_tp_transfer.o(i.app_tp_init) refers to hal_i2c_master.o(i.hal_i2c_m_dma_init) for hal_i2c_m_dma_init + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_phone_output_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_m_read) refers to hal_i2c_master.o(i.hal_i2c_m_dma_read) for hal_i2c_m_dma_read + app_tp_transfer.o(i.app_tp_m_transfer_complate) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_m_write) refers to hal_i2c_master.o(i.hal_i2c_m_dma_write) for hal_i2c_m_dma_write + app_tp_transfer.o(i.app_tp_phone_clear_reset_on) refers to app_tp_transfer.o(.data) for s_phone_reset_flag + app_tp_transfer.o(i.app_tp_phone_reset_on) refers to app_tp_transfer.o(.data) for s_phone_reset_flag + app_tp_transfer.o(i.app_tp_s_read) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_write_complate) for hal_i2c_s_write_complate + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_read_complate) for hal_i2c_s_read_complate + app_tp_transfer.o(i.app_tp_s_write) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_write) for hal_i2c_s_dma_write + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_screen_init) refers to tau_delay.o(i.delayUs) for delayUs + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_transfer.o(i.app_tp_screen_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_screen_int_callback) refers to app_tp_transfer.o(.data) for s_screen_int_flag + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_ctrl_eint) for hal_gpio_ctrl_eint + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_init_eint) for hal_gpio_init_eint + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_reg_eint_cb) for hal_gpio_reg_eint_cb + app_tp_transfer.o(i.app_tp_screen_int_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_screen_int_init) refers to app_tp_transfer.o(i.app_tp_screen_int_callback) for app_tp_screen_int_callback + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) for app_tp_phone_analysis_data + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_transfer.o(i.app_tp_s_read) for app_tp_s_read + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_transfer.o(i.app_tp_s_write) for app_tp_s_write + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_transfer.o(.bss) for s_phone_read_buffer + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.app_tp_m_transfer_complate) for app_tp_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.S20_Start_init) for S20_Start_init + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(.data) for s_screen_const_transfer_count + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_for_custom_s8.o(.constdata) for screen_reg_start_data_size + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_screen_int_lvl_low) for app_tp_screen_int_lvl_low + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_transfer_complate) for app_tp_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) for app_tp_screen_analysis_int + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.data) for s_screen_init_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.bss) for s_screen_read_buffer + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(.data) for s_screen_init_complate + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init) for hal_system_init + board.o(i.board_Init) refers to hal_system.o(i.hal_system_enable_systick) for hal_system_enable_systick + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init_console) for hal_system_init_console + board.o(i.board_Init) refers to hal_system.o(i.hal_system_set_phy_calibration) for hal_system_set_phy_calibration + startup_armcm0.o(RESET) refers to startup_armcm0.o(STACK) for __initial_sp + startup_armcm0.o(RESET) refers to startup_armcm0.o(.text) for Reset_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.HardFault_Handler) for HardFault_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SysTick_Handler) for SysTick_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VIDC_IRQn_Handler) for VIDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.LCDC_IRQn_Handler) for LCDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_RX_IRQn_Handler) for MIPI_RX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_TX_IRQn_Handler) for MIPI_TX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MEMC_IRQn_Handler) for MEMC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VPRE_IRQn_Handler) for VPRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.FLSCTRL_IRQn_Handler) for FLSCTRL_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.DMA_IRQn_Handler) for DMA_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER0_IRQn_Handler) for TIMER0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER1_IRQn_Handler) for TIMER1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER2_IRQn_Handler) for TIMER2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER3_IRQn_Handler) for TIMER3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.WDG_IRQn_Handler) for WDG_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.UART_IRQn_Handler) for UART_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C0_IRQn_Handler) for I2C0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C1_IRQn_Handler) for I2C1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIS_IRQn_Handler) for SPIS_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIM_IRQn_Handler) for SPIM_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.ADC_IRQn_Handler) for ADC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.PWMDET_IRQn_Handler) for PWMDET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SWIRE_IRQn_Handler) for SWIRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.AP_NRESET_IRQn_Handler) for AP_NRESET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT0_IRQn_Handler) for EXTI_INT0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT1_IRQn_Handler) for EXTI_INT1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT2_IRQn_Handler) for EXTI_INT2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT3_IRQn_Handler) for EXTI_INT3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT4_IRQn_Handler) for EXTI_INT4_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT5_IRQn_Handler) for EXTI_INT5_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT6_IRQn_Handler) for EXTI_INT6_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT7_IRQn_Handler) for EXTI_INT7_IRQn_Handler + startup_armcm0.o(.text) refers to entry.o(.ARM.Collect$$$$00000000) for __main + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_module_enable) for drv_vidc_set_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) for hal_internal_vsync_get_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) for dcs_packet_get_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) for dcs_packet_free_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg) for drv_dsi_rx_set_ddi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg) for drv_dsi_rx_set_ipi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to drv_memc.o(i.drv_memc_gen_a_tear_signal) for drv_memc_gen_a_tear_signal + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) for drv_dsi_rx_get_max_ret_size + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) for hal_dsi_rx_ctrl_init_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_rx) for hal_internal_vsync_init_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) for hal_dsi_rx_ctrl_init_dsi_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) for hal_dsi_rx_ctrl_init_rxbr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) for hal_dsi_rx_ctrl_init_vidc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) for hal_dsi_rx_ctrl_init_memc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_chip_info.o(i.drv_chip_rx_init_done) for drv_chip_rx_init_done + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) for drv_dsi_rx_set_ctrl_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) for drv_dsi_rx_set_up_phy + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) for drv_dsi_rx_set_lane_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_inten) for drv_dsi_rx_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) for drv_dsi_rx_set_resp_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_color_format) for drv_rxbr_set_color_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) for drv_rxbr_set_ltpo_drop_th + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_cfg) for drv_rxbr_set_usr_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_col) for drv_rxbr_set_usr_col + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_row) for drv_rxbr_set_usr_row + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) for drv_rxbr_hline_rcv_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_src_parameter) for drv_vidc_set_src_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_dst_parameter) for drv_vidc_set_dst_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_init_module_enable) for drv_vidc_init_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_rotation) for drv_vidc_set_rotation + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_h) for drv_param_init_get_scld_filter_h + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_v) for drv_param_init_get_scld_filter_v + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitr) for drv_vidc_set_p2r_hinitr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitb) for drv_vidc_set_p2r_hinitb + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_p2r_filter_init) for drv_param_p2r_filter_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) for drv_vidc_set_p2r_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_mirror) for drv_vidc_set_mirror + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pu_ctrl) for drv_vidc_set_pu_ctrl + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) for drv_rxbr_set_ack_pkt_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to hal_dsi_rx_ctrl.o(.conststring) for .conststring + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_param_init.o(i.drv_param_init_set_scld_filter) for drv_param_init_set_scld_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) for hal_internal_vsync_set_sync_line + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) for hal_internal_vsync_set_dcs_direct_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) for drv_dsi_rx_calc_ipi_tx_delay + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) for drv_dsi_rx_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_update_src_format) for drv_vidc_update_src_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_dsi_rx.o(i.drv_dsi_rx_power_up) for drv_dsi_rx_power_up + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) for hal_internal_sync_input_resolution_change + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fscalb.o(.text) for __ARM_scalbnf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fflti.o(.text) for __aeabi_i2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) for drv_dsi_tx_set_video_chunk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) for drv_dsi_tx_set_video_timing + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fadd.o(.text) for __aeabi_fsub + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffixui.o(.text) for __aeabi_f2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) for drv_dsi_tx_phy_ulps_enter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) for drv_dsi_tx_phy_ulps_exit + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) for hal_dsi_tx_ctrl_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_tx) for hal_internal_vsync_init_tx + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) for hal_dsi_tx_config_params_for_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) for hal_dsi_tx_count_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) for hal_dsi_tx_init_phy_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) for drv_dsi_tx_phy_test_setup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) for hal_lcdc_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) for hal_lcdc_init_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) for hal_dsi_tx_init_dpi_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) for hal_dsi_tx_init_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) for hal_dsi_tx_init_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) for hal_dsi_tx_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) for drv_dsi_tx_phy_status_ready + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_powerup) for drv_dsi_tx_powerup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload) for drv_dsi_tx_command_get_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memcpya.o(.text) for __aeabi_memcpy + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_param_init.o(i.drv_param_init_set_sclu_filter) for drv_param_init_set_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) for drv_lcdc_config_overwrite_rgb + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) for drv_lcdc_config_partial_display_enable + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_area) for drv_lcdc_config_partial_display_area + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_vpg) for drv_dsi_tx_set_vpg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) for drv_lcdc_set_video_hw_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) for drv_dsi_tx_edpi_cmd_size + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) for hal_dsi_tx_init_video_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) for drv_dsi_tx_dpi_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) for drv_dsi_tx_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) for drv_dsi_tx_dpi_lpcmd_time + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_int) for drv_dsi_tx_config_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) for drv_dsi_tx_phy_lane_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) for drv_dsi_tx_phy_time_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_response_mode) for drv_dsi_tx_response_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) for drv_dsi_tx_set_time_out_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) for drv_dsi_tx_timeout_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) for drv_dsi_tx_phy_clock_lane_auto_lp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) for drv_dsi_tx_video_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) for drv_dsi_tx_set_bta_ack + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) for drv_dsi_tx_video_mode_disable_hact_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) for hal_dsi_tx_calc_video_chunks + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_header) for drv_dsi_tx_command_header + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_disp_mode) for drv_lcdc_config_disp_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_edpi_mode) for drv_lcdc_config_edpi_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_thresh) for drv_lcdc_config_thresh + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) for drv_lcdc_config_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_step) for drv_lcdc_config_scale_up_step + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) for hal_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) for hal_lcdc_config_rgb_to_pentile + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) for hal_lcdc_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_div) for drv_crgu_set_dpi_pre_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_src) for drv_crgu_set_dpi_pre_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_mux_src) for drv_crgu_set_dpi_mux_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_timing) for drv_lcdc_config_dpi_timing + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_div) for drv_crgu_set_lcdc_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_src) for drv_crgu_set_lcdc_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) for hal_internal_vsync_get_sync_line + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_config_int) for drv_lcdc_config_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to drv_gpio.o(i.drv_gpio_set_int) for drv_gpio_set_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_input_data) refers to drv_gpio.o(i.drv_gpio_get_input_data) for drv_gpio_get_input_data + hal_gpio.o(i.hal_gpio_get_int_type) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_pull_state) refers to drv_gpio.o(i.drv_gpio_get_pull_state) for drv_gpio_get_pull_state + hal_gpio.o(i.hal_gpio_get_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) for drv_sys_cfg_sel_gpio_group + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) for drv_sys_cfg_sel_int_trig + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_input) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_init_output) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to drv_gpio.o(i.drv_gpio_register_callback) for drv_gpio_register_callback + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_gpio.o(i.drv_gpio_register_ap_reset_callback) for drv_gpio_register_ap_reset_callback + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) for drv_sys_cfg_sel_ap_rst_trig + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to drv_gpio.o(i.drv_gpio_set_driving_strength) for drv_gpio_set_driving_strength + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode3) for drv_gpio_set_mode3 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode2) for drv_gpio_set_mode2 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode1) for drv_gpio_set_mode1 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode0) for drv_gpio_set_mode0 + hal_gpio.o(i.hal_gpio_set_mode) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_output_data) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_set_pull_state) refers to drv_gpio.o(i.drv_gpio_set_pull_state) for drv_gpio_set_pull_state + hal_gpio.o(i.hal_gpio_set_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to drv_gpio.o(i.drv_gpio_set_schmitt_trigger) for drv_gpio_set_schmitt_trigger + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to drv_gpio.o(i.drv_gpio_set_slew_rate) for drv_gpio_set_slew_rate + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to hal_gpio.o(.constdata) for .constdata + hal_i2c_master.o(i.hal_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_deinit) for drv_i2c_m_deinit + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_master_init) for drv_i2c_master_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_set_callback) for drv_i2c_m_set_callback + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_enable_intr) for drv_i2c_m_enable_intr + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) for drv_i2c_enable_rx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_i2c_master.o(i.hal_i2c_master_irq_callback) for hal_i2c_master_irq_callback + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to drv_i2c_dma.o(i.drv_i2c_master_read_dma) for drv_i2c_master_read_dma + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_master_write_dma) for drv_i2c_master_write_dma + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_master.o(i.hal_i2c_m_transfer_complate) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) for drv_i2c_m_clear_it_pending_bit + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to hal_i2c_master.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_deinit) for drv_i2c_s_deinit + hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_slave_write_dma) for drv_i2c_slave_write_dma + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num) refers to drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num) for drv_i2c_s_get_tx_byte_num + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_slave_init) for drv_i2c_slave_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_set_callback) for drv_i2c_s_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_enable_intr) for drv_i2c_s_enable_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) for drv_i2c_set_dma_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) for hal_i2c_slave_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) for hal_i2c_s_dma_user_callback + hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_read_data) for drv_i2c_s_read_data + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_slave.o(i.hal_i2c_s_set_transfer) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) for drv_i2c_s_clear_it_pending_bit + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(.data) for tx_byte_num + hal_pwm.o(i.hal_pwm_in_clear_int) refers to drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all) for drv_pwm_in_clear_pwm_int_all + hal_pwm.o(i.hal_pwm_in_config_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_in_ctrl_int) refers to drv_pwm.o(i.drv_pwm_in_set_sys_int) for drv_pwm_in_set_sys_int + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_get_current_count) refers to drv_pwm.o(i.drv_pwm_in_get_current_count) for drv_pwm_in_get_current_count + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_pwm.o(i.drv_pwm_in_get_high_period) for drv_pwm_in_get_high_period + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_pwm.o(i.drv_pwm_in_get_low_period) for drv_pwm_in_get_low_period + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_pwm.o(i.drv_pwm_in_get_counter_period) for drv_pwm_in_get_counter_period + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_in_init) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_register_callback) refers to drv_pwm.o(i.drv_pwm_in_register_callback) for drv_pwm_in_register_callback + hal_pwm.o(i.hal_pwm_in_set_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_config_all) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sel_io) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_all) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_get_sync_flag) for drv_pwm_out_get_sync_flag + hal_pwm.o(i.hal_pwm_out_sync_all) refers to tau_delay.o(i.delayUs) for delayUs + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_common.o(.data) for g_system_clock + hal_spi_master.o(i.hal_spi_m_callback) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_master.o(i.hal_spi_m_callback) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_clear_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_deinit) for drv_spi_m_deinit + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_gpio_init) for hal_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_master_init) for drv_spi_master_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_ch6_init) for drv_spi_dma_ch6_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) for drv_spi_set_dma_ch6_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_callback) for hal_spi_m_callback + hal_spi_master.o(i.hal_spi_m_dma_read) refers to drv_spi_dma.o(i.drv_spim_dma_read) for drv_spim_dma_read + hal_spi_master.o(i.hal_spi_m_dma_read) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_dma_write) refers to drv_spi_dma.o(i.drv_spim_dma_write) for drv_spim_dma_write + hal_spi_master.o(i.hal_spi_m_dma_write) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_get_transfer_complate) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_gpio_init) refers to drv_spi_master.o(i.drv_spi_m_gpio_init) for drv_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_read_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_swire.o(i.hal_swire_deinit) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_swire_div) for drv_crgu_set_swire_div + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_swire.o(i.hal_swire_init) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_open) refers to drv_swire.o(i.drv_swire_set_power_down) for drv_swire_set_power_down + hal_swire.o(i.hal_swire_register_callback) refers to drv_swire.o(i.drv_swire_register_callback) for drv_swire_register_callback + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + hal_swire.o(i.hal_swire_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_bit_time) for drv_swire_set_bit_time + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_pulse_count) for drv_swire_set_pulse_count + hal_swire.o(i.hal_swire_start) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_deep_sleep_mode) refers to drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode) for drv_pwr_enter_deep_sleep_mode + hal_system.o(i.hal_system_disable_systick) refers to drv_common.o(i.drv_common_disable_systick) for drv_common_disable_systick + hal_system.o(i.hal_system_enable_systick) refers to drv_common.o(i.drv_common_enable_systick) for drv_common_enable_systick + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + hal_system.o(i.hal_system_flash_read) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_dual_read) for norflash_dual_read + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_erase_block) for norflash_erase_block + hal_system.o(i.hal_system_flash_write) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_write) for norflash_write + hal_system.o(i.hal_system_get_tick) refers to drv_common.o(i.drv_common_get_tick) for drv_common_get_tick + hal_system.o(i.hal_system_idle_mode) refers to drv_common.o(i.drv_common_idle_mode) for drv_common_idle_mode + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_system_clk_src) for drv_pwr_set_system_clk_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_src) for drv_crgu_set_ahb_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_pre_div) for drv_crgu_set_ahb_pre_div + hal_system.o(i.hal_system_init) refers to irq_redirect .o(i.handle_init) for handle_init + hal_system.o(i.hal_system_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) for drv_sys_cfg_clear_all_int + hal_system.o(i.hal_system_init) refers to drv_common.o(i.drv_common_system_init) for drv_common_system_init + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_init) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_init_console) refers to hal_uart.o(i.hal_uart_init) for hal_uart_init + hal_system.o(i.hal_system_register_systick_cb) refers to drv_common.o(i.drv_common_systick_register_cb) for drv_common_systick_register_cb + hal_system.o(i.hal_system_set_phy_calibration) refers to drv_phy_common.o(i.drv_phy_enable_calibration) for drv_phy_enable_calibration + hal_system.o(i.hal_system_set_pvd) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_set_vcc) refers to drv_pwr.o(i.drv_pwr_set_cp_mode) for drv_pwr_set_cp_mode + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_connect) for drv_fls_gpio_connect + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + hal_system.o(i.hal_system_sleep_mode) refers to drv_crgu.o(i.drv_crgu_config_clocks) for drv_crgu_config_clocks + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_get_status) refers to drv_timer.o(i.drv_timer_get_status) for drv_timer_get_status + hal_timer.o(i.hal_timer_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_init) refers to drv_timer.o(i.drv_timer_set_prescaler) for drv_timer_set_prescaler + hal_timer.o(i.hal_timer_set_repeat) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start_ex) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start_ex) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + tau_delay.o(i.delayMs) refers to tau_delay.o(i.delayUs) for delayUs + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0vsprintf) for vsprintf + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0printf) for __2printf + tau_log.o(i.LOG_printf) refers to tau_log.o(.bss) for .bss + tau_log.o(i.fgetc) refers to hal_uart.o(i.hal_uart_receive_blocking) for hal_uart_receive_blocking + tau_log.o(i.fputc) refers to hal_uart.o(i.hal_uart_transmit_blocking) for hal_uart_transmit_blocking + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.constdata) for .constdata + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to tau_log.o(i.LOG_printf) for LOG_printf + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to uidiv.o(.text) for __aeabi_uidivmod + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_1 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_2 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_3 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_4 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_5 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_6 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_7 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_back + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_back + hal_uart.o(i.hal_uart_deinit) refers to drv_dma.o(i.drv_dma_deinit) for drv_dma_deinit + hal_uart.o(i.hal_uart_deinit) refers to drv_uart.o(i.UART_Deinit) for UART_Deinit + hal_uart.o(i.hal_uart_dmacallback) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_uart.o(i.hal_uart_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_uart.o(i.hal_uart_init) refers to drv_uart.o(i.UART_init) for UART_init + hal_uart.o(i.hal_uart_init) refers to drv_common.o(.data) for g_system_clock + hal_uart.o(i.hal_uart_init) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_blocking) refers to drv_uart.o(i.UART_ReadBlocking) for UART_ReadBlocking + hal_uart.o(i.hal_uart_receive_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferReceiveDMA) for UART_TransferReceiveDMA + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + hal_uart.o(i.hal_uart_transmit_blocking) refers to drv_uart.o(i.UART_WriteBlocking) for UART_WriteBlocking + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferSendDMA) for UART_TransferSendDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + norflash.o(i.app_fls_ctrl_Handler) refers to drv_fls.o(i.fls_clr_interrupt_flag) for fls_clr_interrupt_flag + norflash.o(i.app_fls_ctrl_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + norflash.o(i.app_fls_ctrl_Handler) refers to norflash.o(.data) for .data + norflash.o(i.norflash_best_cfg_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + norflash.o(i.norflash_best_cfg_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_check_id) refers to norflash.o(i.norflash_read_id) for norflash_read_id + norflash.o(i.norflash_check_id) refers to tau_delay.o(i.delayUs) for delayUs + norflash.o(i.norflash_check_id) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_callback) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_read_prepare) for fls_dma_read_prepare + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_read) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_read) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_write_prepare) for fls_dma_write_prepare + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_dma_write) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_en_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_dual_hstatus) for norflash_get_dual_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_hstatus) for norflash_get_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en_quad_check) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_block) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_chip) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_sector) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_ex4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_exit_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_spi_config) for fls_get_default_spi_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_fls_config) for fls_get_default_fls_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_tuning) for fls_get_default_tuning + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_init) for fls_init + norflash.o(i.norflash_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_init) refers to drv_fls.o(.data) for g_fls_tuning + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qcmd_enable) for fls_qcmd_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_config_reg) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_id) refers to drv_fls.o(i.fls_read_cmd) for fls_read_cmd + norflash.o(i.norflash_set_best_cfg) refers to memseta.o(.text) for __aeabi_memclr4 + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_write_disable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_disable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_disable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_disable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_enable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_enable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_enable) for norflash_big_end_enable + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_en_scr) for fls_en_scr + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_clear) for norflash_big_end_clear + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_scr_clear) for fls_scr_clear + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + drv_common.o(i.app_HardFault_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_common.o(i.app_SysTick_Handler) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_enable_systick) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_common.o(i.drv_common_enable_systick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_get_tick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_system_init) refers to drv_chip_info.o(i.drv_chip_info_init) for drv_chip_info_init + drv_common.o(i.drv_common_systick_register_cb) refers to drv_common.o(.data) for .data + drv_dma.o(i.app_dma_irq_handler) refers to drv_dma.o(i.drv_dma_irq_handler) for drv_dma_irq_handler + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_set_ccr) for drv_dma_set_ccr + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_dma.o(i.drv_dma_clear_flag) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_create_handle) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_disenable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_enable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dma.o(i.drv_dma_enable_cycle) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_get_remaining_bytes) refers to drv_dma.o(i.drv_dma_channel_is_active) for drv_dma_channel_is_active + drv_dma.o(i.drv_dma_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_init) refers to drv_dma.o(i.drv_dma_ahb_init) for drv_dma_ahb_init + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_get_channel_flag) for drv_dma_get_channel_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_m2m_init) refers to memseta.o(.text) for __aeabi_memclr4 + drv_dma.o(i.drv_dma_m2m_init) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_dma.o(i.drv_dma_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_dma.o(i.drv_dma_set_burst) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_set_transfer) refers to drv_dma.o(i.drv_dma_set_burst) for drv_dma_set_burst + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_fls.o(i.drv_fls_gpio_connect) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + drv_fls.o(i.drv_fls_gpio_disconnect) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_EnableClk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_busy_pending) refers to norflash.o(i.norflash_get_status) for norflash_get_status + drv_fls.o(i.fls_de_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_de_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_fls.o(i.fls_de_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_ctrl_cfg_init) for fls_ctrl_cfg_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_set_tuning) for fls_set_tuning + drv_fls.o(i.fls_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_enable_it) for fls_enable_it + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) for drv_ap_rst_trig_edge_detect + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_get_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_register_ap_reset_callback) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.drv_gpio_register_callback) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_set_driving_strength) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_gpio.o(i.drv_gpio_set_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_schmitt_trigger) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_slew_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_dma.o(i.drv_i2c_dma_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) for drv_i2c_master_write_read_cmd + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.bss) for .bss + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(i.drv_i2c_dma_callback) for drv_i2c_dma_callback + drv_i2c_dma.o(i.drv_i2c_slave_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_master.o(i.app_I2C1_IRQn_Handler) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_disable_intr) for drv_i2c_m_disable_intr + drv_i2c_master.o(i.drv_i2c_m_enable_intr) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_read_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_m_set_callback) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_set_sys_mask) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_write_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_i2c_master.o(i.drv_i2c_master_init) refers to drv_common.o(.data) for g_system_clock + drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_disable_intr) for drv_i2c_s_disable_intr + drv_i2c_slave.o(i.drv_i2c_s_enable_intr) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_s_set_callback) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_set_sys_mask) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_param_init.o(i.drv_param_init_get_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_h) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_v) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_ccm) refers to memcpya.o(.text) for __aeabi_memcpy4 + drv_param_init.o(i.drv_param_init_set_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_scld_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_p2r_filter_init) refers to drv_param_init.o(.constdata) for .constdata + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_register_callback) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_rx_dma) for drv_spi_s_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_dma_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_switch_sclk) for drv_spi_m_switch_sclk + drv_spi_master.o(i.drv_spi_m_disable_int) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.drv_spi_m_set_intr_callback) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_spi_master.o(i.drv_spi_master_init) refers to drv_common.o(.data) for g_system_clock + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_register_callback) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(.data) for .data + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(.data) for .data + drv_timer.o(i.app_TIMER0_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER1_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER2_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER3_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_enable) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_get_instance) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_status) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_clear_status_flags) for drv_timer_clear_status_flags + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_register_callback) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_compare_val) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_repeat) refers to drv_timer.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(i.soft_gen_te) for soft_gen_te + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to ddiv.o(.text) for __aeabi_ddiv + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to sqrt.o(i.sqrt) for sqrt + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dmul.o(.text) for __aeabi_dmul + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to cdcmple.o(.text) for __aeabi_cdcmple + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.dcs_sw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_iniernal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_iniernal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_chip_info.o(i.drv_chip_rx_info_check) for drv_chip_rx_info_check + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq0_callback) for drv_rxbr_register_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq1_callback) for drv_rxbr_register_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_vidc.o(i.drv_vidc_register_callback) for drv_vidc_register_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_init) for dcs_packet_fifo_init + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq0_callback) for rxbr_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq1_callback) for rxbr_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.vidc_callback) for vidc_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.dcs_sw_filter) for dcs_sw_filter + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) for dcs_packet_fifo_alloc + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_col_addr) for drv_rxbr_get_col_addr + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_page_addr) for drv_rxbr_get_page_addr + hal_internal_vsync.o(i.rx_partial_update) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_partial_update) refers to drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) for drv_dsc_dec_get_nslc + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_partial_update) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_get_dcs_packet_data) for rx_get_dcs_packet_data + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_receive_pps) for rx_receive_pps + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_pps) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.rx_receive_pps) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) for drv_dsc_dec_convert_pps_rc_parameter + hal_internal_vsync.o(i.rx_receive_pps) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_enable) for drv_dsc_dec_enable + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_receive_packet) for rx_receive_packet + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_partial_update) for rx_partial_update + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.vpre_err_reset) for vpre_err_reset + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_memc.o(i.drv_memc_set_double_buffer_reverse) for drv_memc_set_double_buffer_reverse + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_get_irq_status) for drv_vidc_get_irq_status + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_clear_irq) for drv_vidc_clear_irq + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_internal_vsync.o(i.vidc_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.vpre_err_reset) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_internal_vsync.o(i.vsync_set_te_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.vsync_set_te_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(.data) refers to hal_internal_vsync.o(.bss) for sg_te_info + dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_fifo_init) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_size) refers to dcs_packet_fifo.o(.bss) for .bss + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to ffltui.o(.text) for __aeabi_ui2f + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fdiv.o(.text) for __aeabi_fdiv + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fmul.o(.text) for __aeabi_fmul + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) for drv_dsi_rx_get_color_bpp + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) for drv_dsi_rx_get_color_pcc + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fadd.o(.text) for __aeabi_fadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to f2d.o(.text) for __aeabi_f2d + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dadd.o(.text) for __aeabi_dadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dfixui.o(.text) for __aeabi_d2uiz + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_read) for drv_rx_phy_test_read + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_clear) for drv_rx_phy_test_clear + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) for drv_rx_phy_test_write_2_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_lock) for drv_rx_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_rx.o(i.drv_rx_phy_test_lock) refers to drv_phy_common.o(i.drv_phy_test_lock) for drv_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_read) for drv_tx_phy_test_read + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_pll_para) for drv_phy_get_pll_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_enter) for drv_tx_phy_test_enter + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_ref_src) for drv_crgu_set_mipi_ref_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) for drv_crgu_set_mipi_cfg_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_clear) for drv_tx_phy_test_clear + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) for drv_tx_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_code) for drv_tx_phy_test_write_code + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_exit) for drv_tx_phy_test_exit + drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_version) for drv_dsi_tx_version + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_tx.o(i.drv_tx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_tx.o(i.drv_tx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_code) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_lcdc.o(i.drv_lcdc_config_src_parameter) refers to drv_lcdc.o(i.drv_lcdc_config_input_size) for drv_lcdc_config_input_size + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_get_status) for drv_memc_get_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_clear_status) for drv_memc_clear_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_EnableIRQ) for __NVIC_EnableIRQ + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_rxbr.o(i.drv_rxbr_register_irq0_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_register_irq1_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_set_cmd_filter) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_rxbr.o(i.drv_rxbr_soft_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_vidc.o(.data) for .data + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_vidc.o(i.drv_vidc_register_callback) refers to drv_vidc.o(.data) for .data + irq_redirect .o(i.ADC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.AP_NRESET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.DMA_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT4_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT5_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT6_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT7_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.FLSCTRL_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.HardFault_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.LCDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MEMC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_RX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_TX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.PWMDET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIM_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIS_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SWIRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SysTick_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.UART_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VIDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VPRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.WDG_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_SysTick_Handler) for app_SysTick_Handler + irq_redirect .o(i.handle_init) refers to hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) for app_LCDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) for app_MIPI_RX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) for app_MIPI_TX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dma.o(i.app_dma_irq_handler) for app_dma_irq_handler + irq_redirect .o(i.handle_init) refers to norflash.o(i.app_fls_ctrl_Handler) for app_fls_ctrl_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) for app_I2C0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_master.o(i.app_I2C1_IRQn_Handler) for app_I2C1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to hal_spi_slave.o(i.app_SPIS_IRQn_Handler) for app_SPIS_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_spi_master.o(i.app_SPIM_IRQn_Handler) for app_SPIM_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_VPRE_IRQn_Handler) for app_VPRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_ADC_IRQn_Handler) for app_ADC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_vidc.o(i.app_VIDC_IRQn_Handler) for app_VIDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_memc.o(i.app_MEMC_IRQn_Handler) for app_MEMC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER0_IRQn_Handler) for app_TIMER0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER1_IRQn_Handler) for app_TIMER1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER2_IRQn_Handler) for app_TIMER2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER3_IRQn_Handler) for app_TIMER3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_wdg.o(i.app_WDG_IRQn_Handler) for app_WDG_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_uart.o(i.app_UART_IRQn_Handler) for app_UART_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_pwm.o(i.app_PWMDET_IRQn_Handler) for app_PWMDET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_swire.o(i.app_SWIRE_IRQn_Handler) for app_SWIRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) for app_AP_NRESET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) for app_EXTI_INT0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) for app_EXTI_INT1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) for app_EXTI_INT2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) for app_EXTI_INT3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) for app_EXTI_INT4_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) for app_EXTI_INT5_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) for app_EXTI_INT6_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) for app_EXTI_INT7_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_HardFault_Handler) for app_HardFault_Handler + drv_phy_common.o(i.drv_phy_enable_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_pll_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_get_rate_para) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_phy_common.o(i.drv_phy_get_rate_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_chip_info.o(i.drv_chip_info_get_info) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_chip_info.o(i.drv_chip_info_init) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_rx_info_check) refers to printfa.o(i.__0printf) for __2printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to drv_chip_info.o(.data) for .data + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to printfa.o(i.__0printf) for __2printf + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(i.__NVIC_SetPriority) for __NVIC_SetPriority + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_spi_dma.o(i.drv_spis_dma_write) for drv_spis_dma_write + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_deinit) refers to drv_spi_slave.o(i.drv_spi_s_deinit) for drv_spi_s_deinit + hal_spi_slave.o(i.hal_spi_slave_enable) refers to drv_spi_slave.o(i.drv_spi_s_enable_int) for drv_spi_s_enable_int + hal_spi_slave.o(i.hal_spi_slave_enable) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_spi_slave.o(i.hal_spi_slave_enable) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_gpio_init) refers to drv_spi_slave.o(i.drv_spi_s_gpio_init) for drv_spi_s_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(i.hal_spi_slave_gpio_init) for hal_spi_slave_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_slave_init) for drv_spi_slave_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_read_data) refers to drv_spi_slave.o(i.drv_spi_s_read_data) for drv_spi_s_read_data + hal_spi_slave.o(i.hal_spi_slave_register_callback) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_reset_tx) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_write_data) refers to drv_spi_slave.o(i.drv_spi_s_write_data) for drv_spi_s_write_data + drv_fls_dma.o(i.fls_abort_dma) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_abort_dma) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_read_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to memseta.o(.text) for __aeabi_memclr4 + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(.data) for .data + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_read_dmacallback) for fls_read_dmacallback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_write_dmacallback) for fls_write_dmacallback + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_fls_dma.o(i.fls_transfer_get_receive_count_dma) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_fls_dma.o(i.fls_write_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_spi_slave.o(i.drv_spi_s_deinit) refers to drv_spi_slave.o(i.drv_spi_s_switch_sclk) for drv_spi_s_switch_sclk + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(i.UART_TransferHandleIRQ) for UART_TransferHandleIRQ + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_ResetTxFIFO) for UART_ResetTxFIFO + drv_uart.o(i.UART_Deinit) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Disable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(.constdata) for .constdata + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_uart.o(i.UART_Enable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Enable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_GetDefaultConfig) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_GetDefaultConfig) refers to drv_common.o(.data) for g_system_clock + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_SetBaudRate) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_uart.o(i.UART_SwitchSCLK) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_TransferCreateHandle) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_Enable_IT) for UART_Enable_IT + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_TransferHandleIRQ) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_DisableDma) for UART_DisableDma + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SetBaudRate) for UART_SetBaudRate + drv_uart.o(i.UART_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_init) refers to drv_uart.o(.data) for .data + drv_uart.o(i.app_UART_IRQn_Handler) refers to drv_uart.o(i.UART0_IRQ_Handle) for UART0_IRQ_Handle + drv_uart_dma.o(i.UART_DMAInit) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_DMAInit) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_uart_dma.o(i.UART_TransferAbortReceiveDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferAbortSendDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_DMAInit) for UART_DMAInit + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(.data) for .data + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferReceiveDMACallback) for UART_TransferReceiveDMACallback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferSendDMACallback) for UART_TransferSendDMACallback + drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_set_int) for drv_wdg_set_int + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_counter) for drv_wdg_clear_counter + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_read_edge_flag) for drv_wdg_read_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_edge_flag) for drv_wdg_clear_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_register_callback) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_wdg.o(i.drv_wdg_set_repeat) refers to drv_wdg.o(.data) for .data + drv_efuse.o(i.drv_efuse_enter_inactive) refers to drv_efuse.o(i.drv_efuse_int_enable) for drv_efuse_int_enable + drv_efuse.o(i.drv_efuse_read) refers to drv_efuse.o(i.drv_efuse_read_req) for drv_efuse_read_req + drv_efuse.o(i.drv_efuse_write) refers to drv_efuse.o(i.drv_efuse_write_req) for drv_efuse_write_req + ceil.o(i.__softfp_ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.__softfp_ceil) refers to ceil.o(i.ceil) for ceil + ceil.o(i.ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.ceil) refers to dadd.o(.text) for __aeabi_dadd + ceil.o(i.ceil) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + sqrt.o(i.__softfp_sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.__softfp_sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.__softfp_sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt.o(i.sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.____softfp_sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.____softfp_sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + sqrt_x.o(i.__sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.__sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.__sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.__sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry10a.o(.ARM.Collect$$$$0000000D) for __rt_final_cpp + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry11a.o(.ARM.Collect$$$$0000000F) for __rt_final_exit + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry7b.o(.ARM.Collect$$$$00000008) for _main_clock + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry8b.o(.ARM.Collect$$$$0000000A) for _main_cpp_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry9a.o(.ARM.Collect$$$$0000000B) for _main_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry5.o(.ARM.Collect$$$$00000004) for _main_scatterload + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry2.o(.ARM.Collect$$$$00000001) for _main_stk + idiv.o(.text) refers to uidiv.o(.text) for __aeabi_uidivmod + printfb.o(i.__0fprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0fprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0printf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._sputc) for _sputc + printfb.o(i.__0vfprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vfprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._sputc) for _sputc + printf0.o(i.__0fprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0fprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0printf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0snprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0snprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0sprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0sprintf$0) refers to printf0.o(i._sputc) for _sputc + printf0.o(i.__0vfprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vfprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._sputc) for _sputc + printf1.o(i.__0fprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0fprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0printf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0snprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0snprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0sprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0sprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i.__0vfprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vfprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf2.o(i.__0fprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0fprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0printf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0snprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0snprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0sprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0sprintf$2) refers to printf2.o(i._sputc) for _sputc + printf2.o(i.__0vfprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vfprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._sputc) for _sputc + printf3.o(i.__0fprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0fprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0printf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0snprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0snprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0sprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0sprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i.__0vfprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vfprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf4.o(i.__0fprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0fprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0printf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0snprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0snprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0sprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0sprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i.__0vfprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vfprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf5.o(i.__0fprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0fprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0printf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0snprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0snprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0sprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0sprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i.__0vfprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vfprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf6.o(i.__0fprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0fprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0printf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0snprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0snprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0sprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0sprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i.__0vfprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vfprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i._printf_core) refers to printf6.o(i._printf_pre_padding) for _printf_pre_padding + printf6.o(i._printf_core) refers to printf6.o(i._printf_post_padding) for _printf_post_padding + printf6.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf7.o(i.__0fprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0fprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0printf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0snprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0snprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0sprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0sprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i.__0vfprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vfprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i._printf_core) refers to printf7.o(i._printf_pre_padding) for _printf_pre_padding + printf7.o(i._printf_core) refers to printf7.o(i._printf_post_padding) for _printf_post_padding + printf7.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf8.o(i.__0fprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0fprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0printf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0snprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0snprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0sprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0sprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i.__0vfprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vfprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i._printf_core) refers to printf8.o(i._printf_pre_padding) for _printf_pre_padding + printf8.o(i._printf_core) refers to printf8.o(i._printf_post_padding) for _printf_post_padding + printf8.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i.__0fprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0fprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0fprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0printf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0printf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0snprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0snprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0snprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0sprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0sprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0sprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i.__0vfprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vfprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vfprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0vsnprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsnprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsnprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0vsprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i._fp_digits) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._fp_digits) refers to dmul.o(.text) for __aeabi_dmul + printfa.o(i._fp_digits) refers to ddiv.o(.text) for __aeabi_ddiv + printfa.o(i._fp_digits) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + printfa.o(i._fp_digits) refers to dadd.o(.text) for __aeabi_dadd + printfa.o(i._fp_digits) refers to dfixul.o(.text) for __aeabi_d2ulz + printfa.o(i._fp_digits) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_core) refers to printfa.o(i._printf_pre_padding) for _printf_pre_padding + printfa.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers to printfa.o(i._printf_post_padding) for _printf_post_padding + printfa.o(i._printf_core) refers to printfa.o(i._fp_digits) for _fp_digits + printfa.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printfa.o(i._printf_post_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_pre_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._snputc) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._sputc) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers to fepilogue.o(.text) for _float_epilogue + fmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers to fepilogue.o(.text) for _float_round + fscalb.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers to llshl.o(.text) for __aeabi_llsl + dadd.o(.text) refers to llsshr.o(.text) for __aeabi_lasr + dadd.o(.text) refers to depilogue.o(.text) for _double_epilogue + dmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dmul.o(.text) refers to depilogue.o(.text) for _double_epilogue + ddiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ddiv.o(.text) refers to depilogue.o(.text) for _double_round + fflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fflti.o(.text) refers to fepilogue.o(.text) for _float_epilogue + ffltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffltui.o(.text) refers to fepilogue.o(.text) for _float_epilogue + dflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dflti.o(.text) refers to depilogue.o(.text) for _double_epilogue + dfltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfltui.o(.text) refers to depilogue.o(.text) for _double_epilogue + ffixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixui.o(.text) refers to llushr.o(.text) for __aeabi_llsr + f2d.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cdcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cfrcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + entry2.o(.ARM.Collect$$$$00000001) refers to entry2.o(.ARM.Collect$$$$00002712) for __lit__00000000 + entry2.o(.ARM.Collect$$$$00002712) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to entry.o(.ARM.Collect$$$$00000000) for __main + entry5.o(.ARM.Collect$$$$00000004) refers to init.o(.text) for __scatterload + entry9a.o(.ARM.Collect$$$$0000000B) refers to main.o(i.main) for main + entry9b.o(.ARM.Collect$$$$0000000C) refers to main.o(i.main) for main + uldiv.o(.text) refers to llushr.o(.text) for __aeabi_llsr + uldiv.o(.text) refers to llshl.o(.text) for __aeabi_llsl + errno.o(i.__aeabi_errno_addr) refers to errno.o(.data) for .data + errno.o(i.__read_errno) refers to errno.o(.data) for .data + errno.o(i.__set_errno) refers to errno.o(.data) for .data + depilogue.o(.text) refers to depilogue.o(i.__ARM_clz) for __ARM_clz + depilogue.o(.text) refers to llshl.o(.text) for __aeabi_llsl + depilogue.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to depilogue.o(.text) for _double_round + dfixul.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixul.o(.text) refers to llshl.o(.text) for __aeabi_llsl + init.o(.text) refers to entry5.o(.ARM.Collect$$$$00000004) for __main_after_scatterload + + +============================================================================== + +Removing Unused input sections from the image. + + Removing main.o(.rev16_text), (4 bytes). + Removing main.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.rev16_text), (4 bytes). + Removing ap_demo.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(.rev16_text), (4 bytes). + Removing app_tp_transfer.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(i.app_tp_phone_reset_on), (12 bytes). + Removing app_tp_transfer.o(i.app_tp_s_transfer_complate), (26 bytes). + Removing board.o(.rev16_text), (4 bytes). + Removing board.o(.revsh_text), (4 bytes). + Removing startup_armcm0.o(HEAP), (3072 bytes). + Removing hal_dsi_rx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_long_cmd), (88 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_short_cmd), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video), (228 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init), (48 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern), (216 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en), (16 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode), (128 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart), (80 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter), (108 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode), (8 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format), (56 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data), (148 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk), (68 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform), (52 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex), (14 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate), (112 bytes). + Removing hal_dsi_tx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic), (144 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd), (140 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter), (24 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg), (24 bytes). + Removing hal_gpio.o(.rev16_text), (4 bytes). + Removing hal_gpio.o(.revsh_text), (4 bytes). + Removing hal_gpio.o(i.hal_gpio_get_int_type), (20 bytes). + Removing hal_gpio.o(i.hal_gpio_get_pull_state), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_driving_strength), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_output_data_ex), (36 bytes). + Removing hal_gpio.o(i.hal_gpio_set_schmitt_trigger), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_slew_rate), (32 bytes). + Removing hal_i2c_master.o(.rev16_text), (4 bytes). + Removing hal_i2c_master.o(.revsh_text), (4 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_deinit), (8 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(.rev16_text), (4 bytes). + Removing hal_i2c_slave.o(.revsh_text), (4 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_deinit), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_data), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty), (20 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle), (36 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_data), (8 bytes). + Removing hal_pwm.o(.rev16_text), (4 bytes). + Removing hal_pwm.o(.revsh_text), (4 bytes). + Removing hal_pwm.o(i.hal_pwm_in_clear_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_config_int), (60 bytes). + Removing hal_pwm.o(i.hal_pwm_in_ctrl_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_current_count), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_high_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_low_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_total_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_init), (26 bytes). + Removing hal_pwm.o(i.hal_pwm_in_register_callback), (10 bytes). + Removing hal_pwm.o(i.hal_pwm_in_set_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_out_pause), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sel_io), (38 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_all), (124 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_ctl), (32 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_pause), (28 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_period), (52 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_thr), (72 bytes). + Removing hal_spi_master.o(.rev16_text), (4 bytes). + Removing hal_spi_master.o(.revsh_text), (4 bytes). + Removing hal_spi_master.o(i.hal_spi_m_callback), (24 bytes). + Removing hal_spi_master.o(i.hal_spi_m_deinit), (10 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_init), (104 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_read), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_write), (40 bytes). + Removing hal_spi_master.o(i.hal_spi_m_get_transfer_complate), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_gpio_init), (8 bytes). + Removing hal_spi_master.o(i.hal_spi_m_read_rxfifo), (28 bytes). + Removing hal_spi_master.o(i.hal_spi_m_set_high_impedance), (100 bytes). + Removing hal_spi_master.o(.data), (1 bytes). + Removing hal_swire.o(.rev16_text), (4 bytes). + Removing hal_swire.o(.revsh_text), (4 bytes). + Removing hal_swire.o(i.hal_swire_init), (32 bytes). + Removing hal_swire.o(i.hal_swire_register_callback), (10 bytes). + Removing hal_swire.o(i.hal_swire_start), (112 bytes). + Removing hal_system.o(.rev16_text), (4 bytes). + Removing hal_system.o(.revsh_text), (4 bytes). + Removing hal_system.o(i.hal_system_deep_sleep_mode), (8 bytes). + Removing hal_system.o(i.hal_system_disable_systick), (8 bytes). + Removing hal_system.o(i.hal_system_flash_read), (56 bytes). + Removing hal_system.o(i.hal_system_flash_write), (58 bytes). + Removing hal_system.o(i.hal_system_get_tick), (8 bytes). + Removing hal_system.o(i.hal_system_idle_mode), (8 bytes). + Removing hal_system.o(i.hal_system_register_systick_cb), (8 bytes). + Removing hal_system.o(i.hal_system_reset_chip), (32 bytes). + Removing hal_system.o(i.hal_system_share_flash_mode), (20 bytes). + Removing hal_system.o(i.hal_system_sleep_mode), (48 bytes). + Removing hal_timer.o(.rev16_text), (4 bytes). + Removing hal_timer.o(.revsh_text), (4 bytes). + Removing hal_timer.o(i.hal_timer_get_status), (8 bytes). + Removing hal_timer.o(i.hal_timer_set_repeat), (8 bytes). + Removing hal_timer.o(i.hal_timer_start_ex), (72 bytes). + Removing tau_delay.o(.rev16_text), (4 bytes). + Removing tau_delay.o(.revsh_text), (4 bytes). + Removing tau_log.o(.rev16_text), (4 bytes). + Removing tau_log.o(.revsh_text), (4 bytes). + Removing tau_log.o(i.fgetc), (22 bytes). + Removing app_tp_for_custom_s8.o(.rev16_text), (4 bytes). + Removing app_tp_for_custom_s8.o(.revsh_text), (4 bytes). + Removing app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const), (156 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (37 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (288 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (620 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (11 bytes). + Removing app_tp_for_custom_s8.o(.data), (10 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (64 bytes). + Removing app_tp_for_custom_s8.o(.data), (3 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (32 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing hal_uart.o(.rev16_text), (4 bytes). + Removing hal_uart.o(.revsh_text), (4 bytes). + Removing hal_uart.o(i.hal_uart_deinit), (28 bytes). + Removing hal_uart.o(i.hal_uart_dmacallback), (36 bytes). + Removing hal_uart.o(i.hal_uart_receive_blocking), (16 bytes). + Removing hal_uart.o(i.hal_uart_receive_dma), (76 bytes). + Removing hal_uart.o(i.hal_uart_transmit_dma), (76 bytes). + Removing norflash.o(.rev16_text), (4 bytes). + Removing norflash.o(.revsh_text), (4 bytes). + Removing norflash.o(i.norflash_best_cfg_init), (44 bytes). + Removing norflash.o(i.norflash_big_end_clear), (14 bytes). + Removing norflash.o(i.norflash_big_end_enable), (20 bytes). + Removing norflash.o(i.norflash_check_crc32), (14 bytes). + Removing norflash.o(i.norflash_check_id), (72 bytes). + Removing norflash.o(i.norflash_dma_callback), (24 bytes). + Removing norflash.o(i.norflash_dma_read), (156 bytes). + Removing norflash.o(i.norflash_dma_write), (252 bytes). + Removing norflash.o(i.norflash_dual_read), (60 bytes). + Removing norflash.o(i.norflash_dual_write), (112 bytes). + Removing norflash.o(i.norflash_en4b), (40 bytes). + Removing norflash.o(i.norflash_en_quad), (116 bytes). + Removing norflash.o(i.norflash_en_quad_check), (64 bytes). + Removing norflash.o(i.norflash_erase_block), (44 bytes). + Removing norflash.o(i.norflash_erase_chip), (28 bytes). + Removing norflash.o(i.norflash_erase_sector), (44 bytes). + Removing norflash.o(i.norflash_ex4b), (40 bytes). + Removing norflash.o(i.norflash_exit_quad), (76 bytes). + Removing norflash.o(i.norflash_get_dual_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_status), (52 bytes). + Removing norflash.o(i.norflash_init), (48 bytes). + Removing norflash.o(i.norflash_quad_read), (76 bytes). + Removing norflash.o(i.norflash_quad_write), (108 bytes). + Removing norflash.o(i.norflash_read), (28 bytes). + Removing norflash.o(i.norflash_read_config_reg), (36 bytes). + Removing norflash.o(i.norflash_read_id), (20 bytes). + Removing norflash.o(i.norflash_reset), (2 bytes). + Removing norflash.o(i.norflash_reset_crc32), (32 bytes). + Removing norflash.o(i.norflash_set_best_cfg), (50 bytes). + Removing norflash.o(i.norflash_set_best_read_cfg), (84 bytes). + Removing norflash.o(i.norflash_set_best_write_cfg), (84 bytes). + Removing norflash.o(i.norflash_switch_fls_spi), (112 bytes). + Removing norflash.o(i.norflash_write), (96 bytes). + Removing norflash.o(i.norflash_write_disable), (64 bytes). + Removing norflash.o(i.norflash_write_enable), (56 bytes). + Removing norflash.o(i.norflash_write_endian_scr), (132 bytes). + Removing norflash.o(.bss), (412 bytes). + Removing norflash.o(.bss), (32 bytes). + Removing norflash.o(.data), (2 bytes). + Removing drv_common.o(.rev16_text), (4 bytes). + Removing drv_common.o(.revsh_text), (4 bytes). + Removing drv_common.o(i.drv_common_disable_systick), (20 bytes). + Removing drv_common.o(i.drv_common_get_tick), (12 bytes). + Removing drv_common.o(i.drv_common_idle_mode), (40 bytes). + Removing drv_common.o(i.drv_common_systick_register_cb), (12 bytes). + Removing drv_crgu.o(.rev16_text), (4 bytes). + Removing drv_crgu.o(.revsh_text), (4 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_all_reset_flags), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_reset_flag), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_div), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_ana_clk_status), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_fpga_id), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_mipi_ref_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_reset_flag), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_system_clk), (28 bytes). + Removing drv_crgu.o(i.drv_crgu_reset_chip), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_set_200m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_300m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_abp0_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_src), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb1_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb2_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_swire_div), (20 bytes). + Removing drv_dma.o(.rev16_text), (4 bytes). + Removing drv_dma.o(.revsh_text), (4 bytes). + Removing drv_dma.o(i.drv_dma_abort_transfer), (32 bytes). + Removing drv_dma.o(i.drv_dma_ahb_init), (74 bytes). + Removing drv_dma.o(i.drv_dma_channel_is_active), (20 bytes). + Removing drv_dma.o(i.drv_dma_deinit), (32 bytes). + Removing drv_dma.o(i.drv_dma_disenable_channel_interrupts), (24 bytes). + Removing drv_dma.o(i.drv_dma_enable_cycle), (44 bytes). + Removing drv_dma.o(i.drv_dma_get_remaining_bytes), (32 bytes). + Removing drv_dma.o(i.drv_dma_init), (24 bytes). + Removing drv_dma.o(i.drv_dma_m2m_init), (72 bytes). + Removing drv_dma.o(i.drv_dma_reset), (10 bytes). + Removing drv_dma.o(i.drv_dma_set_ccr), (114 bytes). + Removing drv_dma.o(i.drv_dma_start_transfer), (32 bytes). + Removing drv_fls.o(.rev16_text), (4 bytes). + Removing drv_fls.o(.revsh_text), (4 bytes). + Removing drv_fls.o(i.__NVIC_DisableIRQ), (32 bytes). + Removing drv_fls.o(i.drv_fls_gpio_connect), (28 bytes). + Removing drv_fls.o(i.drv_fls_gpio_disconnect), (32 bytes). + Removing drv_fls.o(i.fls_EnableClk), (12 bytes). + Removing drv_fls.o(i.fls_busy_pending), (12 bytes). + Removing drv_fls.o(i.fls_clear_irq_status), (6 bytes). + Removing drv_fls.o(i.fls_ctrl_cfg_init), (72 bytes). + Removing drv_fls.o(i.fls_ddat_enable), (24 bytes). + Removing drv_fls.o(i.fls_de_init), (52 bytes). + Removing drv_fls.o(i.fls_descr), (10 bytes). + Removing drv_fls.o(i.fls_disable_it), (36 bytes). + Removing drv_fls.o(i.fls_en_scr), (10 bytes). + Removing drv_fls.o(i.fls_enable_it), (48 bytes). + Removing drv_fls.o(i.fls_get_crcout), (4 bytes). + Removing drv_fls.o(i.fls_get_default_fls_config), (20 bytes). + Removing drv_fls.o(i.fls_get_default_spi_config), (44 bytes). + Removing drv_fls.o(i.fls_get_default_tuning), (12 bytes). + Removing drv_fls.o(i.fls_get_tuning), (18 bytes). + Removing drv_fls.o(i.fls_init), (62 bytes). + Removing drv_fls.o(i.fls_qadr_enable), (22 bytes). + Removing drv_fls.o(i.fls_qcmd_enable), (22 bytes). + Removing drv_fls.o(i.fls_qdat_enable), (22 bytes). + Removing drv_fls.o(i.fls_read_byte_data), (130 bytes). + Removing drv_fls.o(i.fls_read_cmd), (104 bytes). + Removing drv_fls.o(i.fls_read_cmd_it), (110 bytes). + Removing drv_fls.o(i.fls_reset_crc), (18 bytes). + Removing drv_fls.o(i.fls_scr_clear), (10 bytes). + Removing drv_fls.o(i.fls_set_addr_dummy), (32 bytes). + Removing drv_fls.o(i.fls_set_addr_len), (32 bytes). + Removing drv_fls.o(i.fls_set_mc_irq_mask), (26 bytes). + Removing drv_fls.o(i.fls_set_read), (10 bytes). + Removing drv_fls.o(i.fls_set_tuning), (24 bytes). + Removing drv_fls.o(i.fls_set_write), (10 bytes). + Removing drv_fls.o(i.fls_single_mode), (16 bytes). + Removing drv_fls.o(i.fls_spi_init), (180 bytes). + Removing drv_fls.o(i.fls_spi_start), (10 bytes). + Removing drv_fls.o(i.fls_swrst), (18 bytes). + Removing drv_fls.o(i.fls_write_byte_data), (164 bytes). + Removing drv_fls.o(i.fls_write_cmd), (58 bytes). + Removing drv_fls.o(.data), (4 bytes). + Removing drv_gpio.o(.rev16_text), (4 bytes). + Removing drv_gpio.o(.revsh_text), (4 bytes). + Removing drv_gpio.o(i.drv_gpio_get_pull_state), (224 bytes). + Removing drv_gpio.o(i.drv_gpio_set_driving_strength), (312 bytes). + Removing drv_gpio.o(i.drv_gpio_set_schmitt_trigger), (168 bytes). + Removing drv_gpio.o(i.drv_gpio_set_slew_rate), (168 bytes). + Removing drv_i2c_dma.o(.rev16_text), (4 bytes). + Removing drv_i2c_dma.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(.rev16_text), (4 bytes). + Removing drv_i2c_master.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_bus_init), (36 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_deinit), (44 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_disable_intr), (16 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_get_fifo_status), (28 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_read_data), (32 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_fifo_threshold), (24 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_sys_mask), (48 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_write_data), (32 bytes). + Removing drv_i2c_slave.o(.rev16_text), (4 bytes). + Removing drv_i2c_slave.o(.revsh_text), (4 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_bus_init), (36 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_deinit), (44 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_disable_intr), (16 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_enable), (16 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num), (12 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_read_data), (32 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_fifo_threshold), (24 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_sys_mask), (48 bytes). + Removing drv_param_init.o(.rev16_text), (4 bytes). + Removing drv_param_init.o(.revsh_text), (4 bytes). + Removing drv_param_init.o(i.drv_param_init_set_scld_filter), (100 bytes). + Removing drv_param_init.o(i.drv_param_init_set_sclu_filter), (28 bytes). + Removing drv_pwm.o(.rev16_text), (4 bytes). + Removing drv_pwm.o(.revsh_text), (4 bytes). + Removing drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_enable), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_counter_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_current_count), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_high_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_low_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_register_callback), (24 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_pwm_int), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_sys_int), (52 bytes). + Removing drv_pwm.o(i.drv_pwm_out_get_sync_flag), (16 bytes). + Removing drv_pwm.o(i.drv_pwm_out_pause), (28 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_sync_mode), (32 bytes). + Removing drv_pwr.o(.rev16_text), (4 bytes). + Removing drv_pwr.o(.revsh_text), (4 bytes). + Removing drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode), (44 bytes). + Removing drv_spi_dma.o(.rev16_text), (4 bytes). + Removing drv_spi_dma.o(.revsh_text), (4 bytes). + Removing drv_spi_dma.o(i.__NVIC_ClearPendingIRQ), (24 bytes). + Removing drv_spi_dma.o(i.drv_spi_abort_dma), (108 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_callback), (60 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_ch6_init), (208 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_init), (220 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback), (48 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_irq_callback), (88 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_read), (96 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_write), (60 bytes). + Removing drv_spi_dma.o(i.drv_spis_dma_write), (72 bytes). + Removing drv_spi_dma.o(.bss), (480 bytes). + Removing drv_spi_dma.o(.data), (16 bytes). + Removing drv_spi_master.o(.rev16_text), (4 bytes). + Removing drv_spi_master.o(.revsh_text), (4 bytes). + Removing drv_spi_master.o(i.drv_spi_m_deinit), (40 bytes). + Removing drv_spi_master.o(i.drv_spi_m_disable_int), (68 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_int), (72 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_rx_dma), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_tx_dma), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_get_dma_address), (8 bytes). + Removing drv_spi_master.o(i.drv_spi_m_gpio_init), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_set_intr_callback), (12 bytes). + Removing drv_spi_master.o(i.drv_spi_m_switch_sclk), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_write_data), (44 bytes). + Removing drv_spi_master.o(i.drv_spi_master_init), (164 bytes). + Removing drv_swire.o(.rev16_text), (4 bytes). + Removing drv_swire.o(.revsh_text), (4 bytes). + Removing drv_swire.o(i.drv_swire_register_callback), (12 bytes). + Removing drv_swire.o(i.drv_swire_set_bit_time), (24 bytes). + Removing drv_swire.o(i.drv_swire_set_pulse_count), (12 bytes). + Removing drv_sys_cfg.o(.rev16_text), (4 bytes). + Removing drv_sys_cfg.o(.revsh_text), (4 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_dma_req_mask), (32 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_read_version0_id), (12 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_set_ap_reset), (28 bytes). + Removing drv_timer.o(.rev16_text), (4 bytes). + Removing drv_timer.o(.revsh_text), (4 bytes). + Removing drv_timer.o(i.drv_timer_get_status), (38 bytes). + Removing hal_internal_vsync.o(.rev16_text), (4 bytes). + Removing hal_internal_vsync.o(.revsh_text), (4 bytes). + Removing hal_internal_vsync.o(i.hal_iniernal_vsync_deinit), (20 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual), (528 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode), (48 bytes). + Removing dcs_packet_fifo.o(i.dcs_packet_get_fifo_size), (16 bytes). + Removing drv_dsi_rx.o(.rev16_text), (4 bytes). + Removing drv_dsi_rx.o(.revsh_text), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate), (66 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_version), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration), (236 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg), (32 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg), (48 bytes). + Removing drv_dsi_rx.o(i.drv_rx_phy_test_read), (12 bytes). + Removing drv_dsi_tx.o(.rev16_text), (4 bytes). + Removing drv_dsi_tx.o(.revsh_text), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_force_interrupt), (8 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_get_phy_status), (6 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_forcepll), (12 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration), (232 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_start), (18 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock), (10 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot), (62 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger), (92 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter), (344 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit), (276 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_sdf_3d), (28 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_bta), (22 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_vpg), (70 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_version), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_vid_shadow), (16 bytes). + Removing drv_dsi_tx.o(i.drv_tx_phy_test_read), (10 bytes). + Removing drv_lcdc.o(.rev16_text), (4 bytes). + Removing drv_lcdc.o(.revsh_text), (4 bytes). + Removing drv_lcdc.o(i.drv_lcdc_config_rgb_to_pentile), (26 bytes). + Removing drv_lcdc.o(i.drv_lcdc_enable), (42 bytes). + Removing drv_lcdc.o(i.drv_lcdc_set_prefetch), (24 bytes). + Removing drv_lcdc.o(i.drv_lcdc_update_shadow_reg), (12 bytes). + Removing drv_memc.o(.rev16_text), (4 bytes). + Removing drv_memc.o(.revsh_text), (4 bytes). + Removing drv_memc.o(i.drv_memc_set_db_frm_time), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_db_int_frame), (28 bytes). + Removing drv_memc.o(i.drv_memc_set_fb_remaining_line_trigger), (12 bytes). + Removing drv_memc.o(i.drv_memc_set_read_trigger_line), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_te_ind), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_tear_hwclr), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_vidc_fb_arb), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_write_trigger_line), (16 bytes). + Removing drv_rxbr.o(.rev16_text), (4 bytes). + Removing drv_rxbr.o(.revsh_text), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_dsc_flush), (16 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_cur_hline_rcv_cnt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_ipi_vsync_interval), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_pix_fmt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_col_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_compress), (24 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_page_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_soft_reset), (98 bytes). + Removing drv_vidc.o(.rev16_text), (4 bytes). + Removing drv_vidc.o(.revsh_text), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_clear_status0), (14 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_cap_pixel), (24 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_signal_frame), (30 bytes). + Removing drv_vidc.o(i.drv_vidc_get_int_source), (38 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status0), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status1), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status2), (6 bytes). + Removing drv_vidc.o(i.drv_vidc_set_dsc_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_frmst_latency), (12 bytes). + Removing drv_vidc.o(i.drv_vidc_set_inff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_irq_line), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_module_enable), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_outff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_update_src_format), (14 bytes). + Removing irq_redirect .o(.rev16_text), (4 bytes). + Removing irq_redirect .o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(.rev16_text), (4 bytes). + Removing drv_phy_common.o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(i.drv_phy_test_read), (8 bytes). + Removing drv_chip_info.o(.rev16_text), (4 bytes). + Removing drv_chip_info.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(.rev16_text), (4 bytes). + Removing drv_dsc_dec.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(i.drv_dsc_dec_set_u32_pps), (120 bytes). + Removing hal_spi_slave.o(.rev16_text), (4 bytes). + Removing hal_spi_slave.o(.revsh_text), (4 bytes). + Removing hal_spi_slave.o(i.hal_spi_s_set_high_impedance), (100 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start), (56 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_busy), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_deinit), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_disable), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_enable), (96 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_flush_fifo), (20 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_get_rxfifo_notempty), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_gpio_init), (8 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_init), (76 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_read_data), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_register_callback), (12 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_reset_tx), (68 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_write_data), (14 bytes). + Removing drv_fls_dma.o(.rev16_text), (4 bytes). + Removing drv_fls_dma.o(.revsh_text), (4 bytes). + Removing drv_fls_dma.o(i.fls_abort_dma), (42 bytes). + Removing drv_fls_dma.o(i.fls_dma_disable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_enable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_read_prepare), (86 bytes). + Removing drv_fls_dma.o(i.fls_dma_write_prepare), (82 bytes). + Removing drv_fls_dma.o(i.fls_read_dmacallback), (32 bytes). + Removing drv_fls_dma.o(i.fls_transfer_create_handle_dma), (208 bytes). + Removing drv_fls_dma.o(i.fls_transfer_dma), (112 bytes). + Removing drv_fls_dma.o(i.fls_transfer_get_receive_count_dma), (44 bytes). + Removing drv_fls_dma.o(i.fls_write_dmacallback), (32 bytes). + Removing drv_fls_dma.o(.data), (8 bytes). + Removing drv_spi_slave.o(.rev16_text), (4 bytes). + Removing drv_spi_slave.o(.revsh_text), (4 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_deinit), (40 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_disable_int), (68 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_int), (72 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_rx_dma), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_tx_dma), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_get_dma_address), (8 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_gpio_init), (24 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_read_data), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_switch_sclk), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_write_data), (44 bytes). + Removing drv_spi_slave.o(i.drv_spi_slave_init), (76 bytes). + Removing drv_uart.o(.rev16_text), (4 bytes). + Removing drv_uart.o(.revsh_text), (4 bytes). + Removing drv_uart.o(i.UART_AbortReceive), (30 bytes). + Removing drv_uart.o(i.UART_AbortSend), (30 bytes). + Removing drv_uart.o(i.UART_Deinit), (28 bytes). + Removing drv_uart.o(i.UART_Disable_IT), (68 bytes). + Removing drv_uart.o(i.UART_EnableDma), (32 bytes). + Removing drv_uart.o(i.UART_Enable_IT), (44 bytes). + Removing drv_uart.o(i.UART_GetDefaultConfig), (72 bytes). + Removing drv_uart.o(i.UART_GetFIFO_Ctrl), (20 bytes). + Removing drv_uart.o(i.UART_GetReceiveCount), (22 bytes). + Removing drv_uart.o(i.UART_GetReceiveStatus), (20 bytes). + Removing drv_uart.o(i.UART_GetRxRingBufferLength), (28 bytes). + Removing drv_uart.o(i.UART_GetSendCount), (22 bytes). + Removing drv_uart.o(i.UART_GetSendStatus), (20 bytes). + Removing drv_uart.o(i.UART_ReadBlocking), (32 bytes). + Removing drv_uart.o(i.UART_ReceiveNonBlocking), (50 bytes). + Removing drv_uart.o(i.UART_ResetTxFIFO), (36 bytes). + Removing drv_uart.o(i.UART_SendNonBlocking), (38 bytes). + Removing drv_uart.o(i.UART_TransferCreateHandle), (96 bytes). + Removing drv_uart.o(i.UART_TransferStartRingBuffer), (30 bytes). + Removing drv_uart.o(.constdata), (1 bytes). + Removing drv_uart_dma.o(.rev16_text), (4 bytes). + Removing drv_uart_dma.o(.revsh_text), (4 bytes). + Removing drv_uart_dma.o(i.UART_DMAInit), (76 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortReceiveDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortSendDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferCreateHandleDMA), (176 bytes). + Removing drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA), (44 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMACallback), (34 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMACallback), (34 bytes). + Removing drv_uart_dma.o(.data), (8 bytes). + Removing drv_wdg.o(.rev16_text), (4 bytes). + Removing drv_wdg.o(.revsh_text), (4 bytes). + Removing drv_wdg.o(i.drv_wdg_enable), (32 bytes). + Removing drv_wdg.o(i.drv_wdg_load_match), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_register_callback), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_sel_mode), (28 bytes). + Removing drv_wdg.o(i.drv_wdg_set_repeat), (12 bytes). + Removing drv_efuse.o(.rev16_text), (4 bytes). + Removing drv_efuse.o(.revsh_text), (4 bytes). + Removing drv_efuse.o(i.drv_efuse_crc_cal), (128 bytes). + Removing drv_efuse.o(i.drv_efuse_get_default_config), (26 bytes). + Removing drv_efuse.o(i.drv_efuse_int_disable), (12 bytes). + Removing drv_efuse.o(i.drv_efuse_write), (46 bytes). + Removing drv_efuse.o(i.drv_efuse_write_req), (22 bytes). + Removing dflti.o(.text), (40 bytes). + +571 unused section(s) (total 24762 bytes) removed from the image. + +============================================================================== + +Image Symbol Table + + Local Symbols + + Symbol Name Value Ov Type Size Object(Section) + + ../clib/../cmprslib/zerorunl2.c 0x00000000 Number 0 __dczerorl2.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uidiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 idiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uldiv.o ABSOLUTE + ../clib/microlib/errno.c 0x00000000 Number 0 errno.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry5.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry2.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8a.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llsshr.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llshl.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llushr.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf2.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf3.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf8.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf4.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf5.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf6.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf7.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfa.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfb.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf0.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf1.o ABSOLUTE + ../clib/microlib/printf/stubs.s 0x00000000 Number 0 stubs.o ABSOLUTE + ../clib/microlib/stdio/streams.c 0x00000000 Number 0 stdout.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpyb.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpya.o ABSOLUTE + ../clib/microlib/string/memset.c 0x00000000 Number 0 memseta.o ABSOLUTE + ../clib/microlib/stubs.s 0x00000000 Number 0 iusefp.o ABSOLUTE + ../fplib/microlib/f2d.c 0x00000000 Number 0 f2d.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 dadd.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 fadd.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 fdiv.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 ddiv.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 depilogue.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 fepilogue.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixul.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dfltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 fflti.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 ffltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dflti.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 fmul.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 dmul.o ABSOLUTE + ../fplib/microlib/fpscalb.c 0x00000000 Number 0 fscalb.o ABSOLUTE + ../fplib/microlib/fpsqrt.c 0x00000000 Number 0 dsqrt.o ABSOLUTE + ../mathlib/ceil.c 0x00000000 Number 0 ceil.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt_x.o ABSOLUTE + ..\..\..\src\common\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\..\..\src\common\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\dcs_packet_fifo.c 0x00000000 Number 0 dcs_packet_fifo.o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\internal\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\..\src\app\demo\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\..\src\app\demo\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\..\src\app\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\..\src\board\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\..\src\board\startup\startup_ARMCM0.s 0x00000000 Number 0 startup_armcm0.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\hal\\internal\\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\internal\\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\\..\\src\\app\\demo\\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\\..\\src\\app\\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\\..\\src\\board\\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\\src\\app\\demo\\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\src\app\demo\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + cdcmple.s 0x00000000 Number 0 cdcmple.o ABSOLUTE + cdrcmple.s 0x00000000 Number 0 cdrcmple.o ABSOLUTE + cfrcmple.s 0x00000000 Number 0 cfrcmple.o ABSOLUTE + dc.s 0x00000000 Number 0 dc.o ABSOLUTE + handlers.s 0x00000000 Number 0 handlers.o ABSOLUTE + init.s 0x00000000 Number 0 init.o ABSOLUTE + RESET 0x00010000 Section 192 startup_armcm0.o(RESET) + .ARM.Collect$$$$00000000 0x000100c0 Section 0 entry.o(.ARM.Collect$$$$00000000) + .ARM.Collect$$$$00000001 0x000100c0 Section 4 entry2.o(.ARM.Collect$$$$00000001) + .ARM.Collect$$$$00000004 0x000100c4 Section 4 entry5.o(.ARM.Collect$$$$00000004) + .ARM.Collect$$$$00000008 0x000100c8 Section 0 entry7b.o(.ARM.Collect$$$$00000008) + .ARM.Collect$$$$0000000A 0x000100c8 Section 0 entry8b.o(.ARM.Collect$$$$0000000A) + .ARM.Collect$$$$0000000B 0x000100c8 Section 8 entry9a.o(.ARM.Collect$$$$0000000B) + .ARM.Collect$$$$0000000D 0x000100d0 Section 0 entry10a.o(.ARM.Collect$$$$0000000D) + .ARM.Collect$$$$0000000F 0x000100d0 Section 0 entry11a.o(.ARM.Collect$$$$0000000F) + .ARM.Collect$$$$00002712 0x000100d0 Section 4 entry2.o(.ARM.Collect$$$$00002712) + __lit__00000000 0x000100d0 Data 4 entry2.o(.ARM.Collect$$$$00002712) + .text 0x000100d4 Section 120 startup_armcm0.o(.text) + .text 0x0001014c Section 0 uidiv.o(.text) + .text 0x00010178 Section 0 idiv.o(.text) + .text 0x000101a0 Section 0 memcpya.o(.text) + .text 0x000101c4 Section 0 memseta.o(.text) + .text 0x000101e8 Section 0 fadd.o(.text) + .text 0x0001029a Section 0 fmul.o(.text) + .text 0x00010314 Section 0 fdiv.o(.text) + .text 0x00010390 Section 0 fscalb.o(.text) + .text 0x000103a8 Section 0 dadd.o(.text) + .text 0x0001050c Section 0 dmul.o(.text) + .text 0x000105dc Section 0 ddiv.o(.text) + .text 0x000106cc Section 0 fflti.o(.text) + .text 0x000106e2 Section 0 ffltui.o(.text) + .text 0x000106f0 Section 0 dfltui.o(.text) + .text 0x0001070c Section 0 ffixi.o(.text) + .text 0x0001073e Section 0 ffixui.o(.text) + .text 0x00010768 Section 0 dfixi.o(.text) + .text 0x000107b0 Section 0 dfixui.o(.text) + .text 0x000107ec Section 0 f2d.o(.text) + .text 0x00010814 Section 40 cdcmple.o(.text) + .text 0x0001083c Section 20 cfrcmple.o(.text) + .text 0x00010850 Section 0 uldiv.o(.text) + .text 0x000108b0 Section 0 llshl.o(.text) + .text 0x000108d0 Section 0 llushr.o(.text) + .text 0x000108f2 Section 0 llsshr.o(.text) + .text 0x00010918 Section 0 fepilogue.o(.text) + .text 0x00010918 Section 0 iusefp.o(.text) + .text 0x0001099a Section 0 depilogue.o(.text) + .text 0x00010a58 Section 0 dsqrt.o(.text) + .text 0x00010afc Section 0 dfixul.o(.text) + .text 0x00010b3c Section 40 cdrcmple.o(.text) + .text 0x00010b64 Section 36 init.o(.text) + .text 0x00010b88 Section 0 __dczerorl2.o(.text) + i.ADC_IRQn_Handler 0x00010be0 Section 0 irq_redirect .o(i.ADC_IRQn_Handler) + i.AP_NRESET_IRQn_Handler 0x00010bf8 Section 0 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + i.DMA_IRQn_Handler 0x00010c10 Section 0 irq_redirect .o(i.DMA_IRQn_Handler) + i.EXTI_INT0_IRQn_Handler 0x00010c24 Section 0 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + i.EXTI_INT1_IRQn_Handler 0x00010c40 Section 0 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + i.EXTI_INT2_IRQn_Handler 0x00010c5c Section 0 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + i.EXTI_INT3_IRQn_Handler 0x00010c78 Section 0 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + i.EXTI_INT4_IRQn_Handler 0x00010c94 Section 0 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + i.EXTI_INT5_IRQn_Handler 0x00010cb0 Section 0 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + i.EXTI_INT6_IRQn_Handler 0x00010ccc Section 0 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + i.EXTI_INT7_IRQn_Handler 0x00010ce8 Section 0 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + i.FLSCTRL_IRQn_Handler 0x00010d04 Section 0 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + i.Gpio_swire_output 0x00010d18 Section 0 ap_demo.o(i.Gpio_swire_output) + i.HardFault_Handler 0x00010d68 Section 0 irq_redirect .o(i.HardFault_Handler) + i.I2C0_IRQn_Handler 0x00010d7c Section 0 irq_redirect .o(i.I2C0_IRQn_Handler) + i.I2C1_IRQn_Handler 0x00010d94 Section 0 irq_redirect .o(i.I2C1_IRQn_Handler) + i.LCDC_IRQn_Handler 0x00010dac Section 0 irq_redirect .o(i.LCDC_IRQn_Handler) + i.LOG_printf 0x00010dc4 Section 0 tau_log.o(i.LOG_printf) + i.MEMC_IRQn_Handler 0x00010dec Section 0 irq_redirect .o(i.MEMC_IRQn_Handler) + i.MIPI_RX_IRQn_Handler 0x00010e04 Section 0 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + i.MIPI_TX_IRQn_Handler 0x00010e1c Section 0 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + i.PWMDET_IRQn_Handler 0x00010e34 Section 0 irq_redirect .o(i.PWMDET_IRQn_Handler) + i.PWM_Task 0x00010e50 Section 0 ap_demo.o(i.PWM_Task) + i.PWM_init 0x00010e94 Section 0 ap_demo.o(i.PWM_init) + PWM_init 0x00010e95 Thumb Code 26 ap_demo.o(i.PWM_init) + i.S20_Start_init 0x00010eb0 Section 0 app_tp_transfer.o(i.S20_Start_init) + i.SPIM_IRQn_Handler 0x00010fe0 Section 0 irq_redirect .o(i.SPIM_IRQn_Handler) + i.UART_DisableDma 0x00010ffc Section 0 drv_uart.o(i.UART_DisableDma) + i.__scatterload_null 0x00010ffe Section 2 handlers.o(i.__scatterload_null) + .ARM.__at_0x11000 0x00011000 Section 20 drv_common.o(.ARM.__at_0x11000) + i.SPIS_IRQn_Handler 0x00011014 Section 0 irq_redirect .o(i.SPIS_IRQn_Handler) + i.SWIRE_IRQn_Handler 0x00011030 Section 0 irq_redirect .o(i.SWIRE_IRQn_Handler) + i.SysTick_Handler 0x0001104c Section 0 irq_redirect .o(i.SysTick_Handler) + i.TIMER0_IRQn_Handler 0x00011064 Section 0 irq_redirect .o(i.TIMER0_IRQn_Handler) + i.TIMER1_IRQn_Handler 0x0001107c Section 0 irq_redirect .o(i.TIMER1_IRQn_Handler) + i.TIMER2_IRQn_Handler 0x00011094 Section 0 irq_redirect .o(i.TIMER2_IRQn_Handler) + i.TIMER3_IRQn_Handler 0x000110ac Section 0 irq_redirect .o(i.TIMER3_IRQn_Handler) + i.UART0_IRQ_Handle 0x000110c4 Section 0 drv_uart.o(i.UART0_IRQ_Handle) + i.UART_GetInstance 0x000110e0 Section 0 drv_uart.o(i.UART_GetInstance) + i.UART_IRQn_Handler 0x000110e4 Section 0 irq_redirect .o(i.UART_IRQn_Handler) + i.UART_ResetRxFIFO 0x000110fc Section 0 drv_uart.o(i.UART_ResetRxFIFO) + i.UART_SetBaudRate 0x00011120 Section 0 drv_uart.o(i.UART_SetBaudRate) + i.UART_SwitchSCLK 0x00011168 Section 0 drv_uart.o(i.UART_SwitchSCLK) + i.UART_TransferHandleIRQ 0x00011182 Section 0 drv_uart.o(i.UART_TransferHandleIRQ) + i.UART_WriteBlocking 0x000112b6 Section 0 drv_uart.o(i.UART_WriteBlocking) + i.UART_init 0x000112d0 Section 0 drv_uart.o(i.UART_init) + i.VIDC_IRQn_Handler 0x0001138c Section 0 irq_redirect .o(i.VIDC_IRQn_Handler) + i.VPRE_IRQn_Handler 0x000113a4 Section 0 irq_redirect .o(i.VPRE_IRQn_Handler) + i.WDG_IRQn_Handler 0x000113bc Section 0 irq_redirect .o(i.WDG_IRQn_Handler) + i.__0printf 0x000113d4 Section 0 printfa.o(i.__0printf) + i.__0vsprintf 0x000113f4 Section 0 printfa.o(i.__0vsprintf) + i.__ARM_clz 0x00011418 Section 0 depilogue.o(i.__ARM_clz) + i.__ARM_common_switch8 0x00011446 Section 0 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + i.__NVIC_ClearPendingIRQ 0x00011460 Section 0 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011461 Thumb Code 18 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011478 Section 0 drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011479 Thumb Code 18 drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011490 Section 0 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011491 Thumb Code 18 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_DisableIRQ 0x000114a8 Section 0 drv_rxbr.o(i.__NVIC_DisableIRQ) + __NVIC_DisableIRQ 0x000114a9 Thumb Code 26 drv_rxbr.o(i.__NVIC_DisableIRQ) + i.__NVIC_EnableIRQ 0x000114c8 Section 0 drv_rxbr.o(i.__NVIC_EnableIRQ) + __NVIC_EnableIRQ 0x000114c9 Thumb Code 18 drv_rxbr.o(i.__NVIC_EnableIRQ) + i.__NVIC_SetPriority 0x000114e0 Section 0 hal_spi_slave.o(i.__NVIC_SetPriority) + __NVIC_SetPriority 0x000114e1 Thumb Code 60 hal_spi_slave.o(i.__NVIC_SetPriority) + i.__scatterload_copy 0x00011524 Section 14 handlers.o(i.__scatterload_copy) + i.__scatterload_zeroinit 0x00011532 Section 14 handlers.o(i.__scatterload_zeroinit) + i.__set_errno 0x00011540 Section 0 errno.o(i.__set_errno) + i._fp_digits 0x0001154c Section 0 printfa.o(i._fp_digits) + _fp_digits 0x0001154d Thumb Code 344 printfa.o(i._fp_digits) + i._printf_core 0x000116c0 Section 0 printfa.o(i._printf_core) + _printf_core 0x000116c1 Thumb Code 1754 printfa.o(i._printf_core) + i._printf_post_padding 0x00011dac Section 0 printfa.o(i._printf_post_padding) + _printf_post_padding 0x00011dad Thumb Code 32 printfa.o(i._printf_post_padding) + i._printf_pre_padding 0x00011dcc Section 0 printfa.o(i._printf_pre_padding) + _printf_pre_padding 0x00011dcd Thumb Code 44 printfa.o(i._printf_pre_padding) + i._sputc 0x00011df8 Section 0 printfa.o(i._sputc) + _sputc 0x00011df9 Thumb Code 10 printfa.o(i._sputc) + i.ap_dcs_read 0x00011e04 Section 0 ap_demo.o(i.ap_dcs_read) + ap_dcs_read 0x00011e05 Thumb Code 2168 ap_demo.o(i.ap_dcs_read) + i.ap_demo 0x0001267c Section 0 ap_demo.o(i.ap_demo) + i.ap_get_reg_ca 0x00012894 Section 0 ap_demo.o(i.ap_get_reg_ca) + ap_get_reg_ca 0x00012895 Thumb Code 68 ap_demo.o(i.ap_get_reg_ca) + i.ap_get_reg_df 0x000128e4 Section 0 ap_demo.o(i.ap_get_reg_df) + ap_get_reg_df 0x000128e5 Thumb Code 236 ap_demo.o(i.ap_get_reg_df) + i.ap_reset_cb 0x000129e4 Section 0 ap_demo.o(i.ap_reset_cb) + ap_reset_cb 0x000129e5 Thumb Code 74 ap_demo.o(i.ap_reset_cb) + i.ap_set_backlight 0x00012a68 Section 0 ap_demo.o(i.ap_set_backlight) + ap_set_backlight 0x00012a69 Thumb Code 68 ap_demo.o(i.ap_set_backlight) + i.ap_set_display_off 0x00012ab8 Section 0 ap_demo.o(i.ap_set_display_off) + ap_set_display_off 0x00012ab9 Thumb Code 36 ap_demo.o(i.ap_set_display_off) + i.ap_set_display_on 0x00012b00 Section 0 ap_demo.o(i.ap_set_display_on) + ap_set_display_on 0x00012b01 Thumb Code 24 ap_demo.o(i.ap_set_display_on) + i.ap_set_enter_sleep_mode 0x00012b38 Section 0 ap_demo.o(i.ap_set_enter_sleep_mode) + ap_set_enter_sleep_mode 0x00012b39 Thumb Code 96 ap_demo.o(i.ap_set_enter_sleep_mode) + i.ap_set_exit_sleep_mode 0x00012bd0 Section 0 ap_demo.o(i.ap_set_exit_sleep_mode) + ap_set_exit_sleep_mode 0x00012bd1 Thumb Code 28 ap_demo.o(i.ap_set_exit_sleep_mode) + i.ap_set_tp_calibration_04 0x00012c18 Section 0 ap_demo.o(i.ap_set_tp_calibration_04) + ap_set_tp_calibration_04 0x00012c19 Thumb Code 34 ap_demo.o(i.ap_set_tp_calibration_04) + i.ap_tp_calibration 0x00012c40 Section 0 app_tp_transfer.o(i.ap_tp_calibration) + i.app_ADC_IRQn_Handler 0x00012d08 Section 0 drv_rxbr.o(i.app_ADC_IRQn_Handler) + i.app_AP_NRESET_IRQn_Handler 0x00012d24 Section 0 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + i.app_EXTI_INT0_IRQn_Handler 0x00012d48 Section 0 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + i.app_EXTI_INT1_IRQn_Handler 0x00012d64 Section 0 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + i.app_EXTI_INT2_IRQn_Handler 0x00012d80 Section 0 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + i.app_EXTI_INT3_IRQn_Handler 0x00012d9c Section 0 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + i.app_EXTI_INT4_IRQn_Handler 0x00012db8 Section 0 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + i.app_EXTI_INT5_IRQn_Handler 0x00012dd4 Section 0 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + i.app_EXTI_INT6_IRQn_Handler 0x00012df0 Section 0 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + i.app_EXTI_INT7_IRQn_Handler 0x00012e0c Section 0 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + i.app_HardFault_Handler 0x00012e28 Section 0 drv_common.o(i.app_HardFault_Handler) + i.app_I2C0_IRQn_Handler 0x00012e70 Section 0 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + i.app_I2C1_IRQn_Handler 0x00012e80 Section 0 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + i.app_LCDC_IRQn_Handler 0x00012e90 Section 0 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + i.app_MEMC_IRQn_Handler 0x00012f70 Section 0 drv_memc.o(i.app_MEMC_IRQn_Handler) + i.app_MIPI_RX_IRQn_Handler 0x00012ff8 Section 0 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + i.app_MIPI_TX_IRQn_Handler 0x00013290 Section 0 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + i.app_PWMDET_IRQn_Handler 0x00013330 Section 0 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + i.app_SPIM_IRQn_Handler 0x00013378 Section 0 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + i.app_SPIS_IRQn_Handler 0x000133a8 Section 0 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + i.app_SWIRE_IRQn_Handler 0x000135a8 Section 0 drv_swire.o(i.app_SWIRE_IRQn_Handler) + i.app_SysTick_Handler 0x000135c8 Section 0 drv_common.o(i.app_SysTick_Handler) + i.app_TIMER0_IRQn_Handler 0x000135e0 Section 0 drv_timer.o(i.app_TIMER0_IRQn_Handler) + i.app_TIMER1_IRQn_Handler 0x000135ea Section 0 drv_timer.o(i.app_TIMER1_IRQn_Handler) + i.app_TIMER2_IRQn_Handler 0x000135f4 Section 0 drv_timer.o(i.app_TIMER2_IRQn_Handler) + i.app_TIMER3_IRQn_Handler 0x000135fe Section 0 drv_timer.o(i.app_TIMER3_IRQn_Handler) + i.app_UART_IRQn_Handler 0x00013608 Section 0 drv_uart.o(i.app_UART_IRQn_Handler) + i.app_VIDC_IRQn_Handler 0x00013610 Section 0 drv_vidc.o(i.app_VIDC_IRQn_Handler) + i.app_VPRE_IRQn_Handler 0x0001362c Section 0 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + i.app_WDG_IRQn_Handler 0x00013648 Section 0 drv_wdg.o(i.app_WDG_IRQn_Handler) + i.app_dma_irq_handler 0x00013680 Section 0 drv_dma.o(i.app_dma_irq_handler) + i.app_fls_ctrl_Handler 0x00013690 Section 0 norflash.o(i.app_fls_ctrl_Handler) + i.app_tp_I2C_init 0x000136c0 Section 0 app_tp_transfer.o(i.app_tp_I2C_init) + i.app_tp_calibration_exec 0x000136e4 Section 0 ap_demo.o(i.app_tp_calibration_exec) + i.app_tp_i2cs_callback 0x0001374c Section 0 app_tp_transfer.o(i.app_tp_i2cs_callback) + app_tp_i2cs_callback 0x0001374d Thumb Code 14 app_tp_transfer.o(i.app_tp_i2cs_callback) + i.app_tp_init 0x0001375c Section 0 app_tp_transfer.o(i.app_tp_init) + i.app_tp_m_read 0x000137b0 Section 0 app_tp_transfer.o(i.app_tp_m_read) + app_tp_m_read 0x000137b1 Thumb Code 48 app_tp_transfer.o(i.app_tp_m_read) + i.app_tp_m_transfer_complate 0x000137e0 Section 0 app_tp_transfer.o(i.app_tp_m_transfer_complate) + i.app_tp_m_write 0x000137e8 Section 0 app_tp_transfer.o(i.app_tp_m_write) + app_tp_m_write 0x000137e9 Thumb Code 16 app_tp_transfer.o(i.app_tp_m_write) + i.app_tp_phone_analysis_data 0x000137f8 Section 0 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + i.app_tp_phone_clear_reset_on 0x00013b60 Section 0 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + i.app_tp_s_read 0x00013b6c Section 0 app_tp_transfer.o(i.app_tp_s_read) + i.app_tp_s_write 0x00013b7c Section 0 app_tp_transfer.o(i.app_tp_s_write) + i.app_tp_screen_analysis_int 0x00013b8c Section 0 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + i.app_tp_screen_init 0x00013e5c Section 0 app_tp_transfer.o(i.app_tp_screen_init) + i.app_tp_screen_int_callback 0x00013e90 Section 0 app_tp_transfer.o(i.app_tp_screen_int_callback) + app_tp_screen_int_callback 0x00013e91 Thumb Code 8 app_tp_transfer.o(i.app_tp_screen_int_callback) + i.app_tp_screen_int_init 0x00013e9c Section 0 app_tp_transfer.o(i.app_tp_screen_int_init) + app_tp_screen_int_init 0x00013e9d Thumb Code 56 app_tp_transfer.o(i.app_tp_screen_int_init) + i.app_tp_screen_int_lvl_low 0x00013edc Section 0 app_tp_transfer.o(i.app_tp_screen_int_lvl_low) + app_tp_screen_int_lvl_low 0x00013edd Thumb Code 4 app_tp_transfer.o(i.app_tp_screen_int_lvl_low) + i.app_tp_transfer_phone 0x00013ee0 Section 0 app_tp_transfer.o(i.app_tp_transfer_phone) + app_tp_transfer_phone 0x00013ee1 Thumb Code 48 app_tp_transfer.o(i.app_tp_transfer_phone) + i.app_tp_transfer_screen_const 0x00013f14 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_const) + app_tp_transfer_screen_const 0x00013f15 Thumb Code 54 app_tp_transfer.o(i.app_tp_transfer_screen_const) + i.app_tp_transfer_screen_int 0x00013f5c Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_int) + i.app_tp_transfer_screen_start 0x000140c4 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_start) + i.board_Init 0x000140e8 Section 0 board.o(i.board_Init) + i.calc_framebuffer_setting 0x0001410c Section 0 hal_internal_vsync.o(i.calc_framebuffer_setting) + calc_framebuffer_setting 0x0001410d Thumb Code 962 hal_internal_vsync.o(i.calc_framebuffer_setting) + i.ceil 0x00014518 Section 0 ceil.o(i.ceil) + i.check_mipi_rx_tx_video_info 0x000145e0 Section 0 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + check_mipi_rx_tx_video_info 0x000145e1 Thumb Code 44 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + i.check_pkt_buf_rev 0x0001460c Section 0 hal_internal_vsync.o(i.check_pkt_buf_rev) + check_pkt_buf_rev 0x0001460d Thumb Code 92 hal_internal_vsync.o(i.check_pkt_buf_rev) + i.dcs_packet_fifo_alloc 0x0001469c Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + i.dcs_packet_fifo_init 0x000146f4 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + i.dcs_packet_free_fifo_header 0x0001470c Section 0 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + i.dcs_packet_get_fifo_header 0x00014750 Section 0 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + i.dcs_sw_filter 0x00014774 Section 0 hal_internal_vsync.o(i.dcs_sw_filter) + dcs_sw_filter 0x00014775 Thumb Code 24 hal_internal_vsync.o(i.dcs_sw_filter) + i.delayMs 0x00014790 Section 0 tau_delay.o(i.delayMs) + i.delayUs 0x000147a8 Section 0 tau_delay.o(i.delayUs) + i.drv_ap_rst_trig_edge_detect 0x000147cc Section 0 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + i.drv_chip_info_get_info 0x00014804 Section 0 drv_chip_info.o(i.drv_chip_info_get_info) + i.drv_chip_info_init 0x00014810 Section 0 drv_chip_info.o(i.drv_chip_info_init) + i.drv_chip_rx_info_check 0x00014850 Section 0 drv_chip_info.o(i.drv_chip_rx_info_check) + i.drv_chip_rx_init_done 0x00014918 Section 0 drv_chip_info.o(i.drv_chip_rx_init_done) + i.drv_common_enable_systick 0x0001492c Section 0 drv_common.o(i.drv_common_enable_systick) + i.drv_common_system_init 0x00014984 Section 0 drv_common.o(i.drv_common_system_init) + i.drv_crgu_config_reset_modules 0x0001498c Section 0 drv_crgu.o(i.drv_crgu_config_reset_modules) + i.drv_crgu_set_ahb_pre_div 0x0001499c Section 0 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + i.drv_crgu_set_ahb_src 0x000149b0 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_src) + i.drv_crgu_set_clock 0x000149c4 Section 0 drv_crgu.o(i.drv_crgu_set_clock) + i.drv_crgu_set_dpi_mux_src 0x000149e4 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + i.drv_crgu_set_dpi_pre_div 0x000149f8 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + i.drv_crgu_set_dpi_pre_src 0x00014a10 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + i.drv_crgu_set_dsc_core_div 0x00014a24 Section 0 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + i.drv_crgu_set_dsco_src 0x00014a38 Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src) + i.drv_crgu_set_dsco_src_div 0x00014a4c Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + i.drv_crgu_set_fb_div 0x00014a60 Section 0 drv_crgu.o(i.drv_crgu_set_fb_div) + i.drv_crgu_set_fb_src 0x00014a74 Section 0 drv_crgu.o(i.drv_crgu_set_fb_src) + i.drv_crgu_set_lcdc_div 0x00014a88 Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_div) + i.drv_crgu_set_lcdc_src 0x00014a9c Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_src) + i.drv_crgu_set_mipi_cfg_src 0x00014ab0 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + i.drv_crgu_set_mipi_ref_src 0x00014ac4 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + i.drv_crgu_set_reset 0x00014adc Section 0 drv_crgu.o(i.drv_crgu_set_reset) + i.drv_crgu_set_rxbr_div 0x00014af4 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_div) + i.drv_crgu_set_rxbr_src 0x00014b08 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_src) + i.drv_crgu_set_vidc_src 0x00014b1c Section 0 drv_crgu.o(i.drv_crgu_set_vidc_src) + i.drv_dma_clear_flag 0x00014b30 Section 0 drv_dma.o(i.drv_dma_clear_flag) + i.drv_dma_create_handle 0x00014b48 Section 0 drv_dma.o(i.drv_dma_create_handle) + i.drv_dma_disenable_channel 0x00014b64 Section 0 drv_dma.o(i.drv_dma_disenable_channel) + i.drv_dma_enable_channel 0x00014b74 Section 0 drv_dma.o(i.drv_dma_enable_channel) + i.drv_dma_enable_channel_interrupts 0x00014b84 Section 0 drv_dma.o(i.drv_dma_enable_channel_interrupts) + i.drv_dma_get_channel_flag 0x00014ba8 Section 0 drv_dma.o(i.drv_dma_get_channel_flag) + i.drv_dma_irq_handler 0x00014bb4 Section 0 drv_dma.o(i.drv_dma_irq_handler) + i.drv_dma_prepar_transfer 0x00014c44 Section 0 drv_dma.o(i.drv_dma_prepar_transfer) + i.drv_dma_set_burst 0x00014c56 Section 0 drv_dma.o(i.drv_dma_set_burst) + i.drv_dma_set_callback 0x00014c70 Section 0 drv_dma.o(i.drv_dma_set_callback) + i.drv_dma_set_transfer 0x00014c78 Section 0 drv_dma.o(i.drv_dma_set_transfer) + i.drv_dsc_dec_convert_pps_rc_parameter 0x00014cbc Section 0 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + i.drv_dsc_dec_disable 0x00014cf2 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_disable) + i.drv_dsc_dec_enable 0x00014d00 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_enable) + i.drv_dsc_dec_get_nslc 0x00014d74 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + i.drv_dsc_dec_set_u8_pps 0x00014d7e Section 0 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + i.drv_dsi_rx_calc_ipi_tx_delay 0x00014da8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + i.drv_dsi_rx_enable_irq 0x00014eac Section 0 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + i.drv_dsi_rx_get_color_bpp 0x00014eec Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + drv_dsi_rx_get_color_bpp 0x00014eed Thumb Code 62 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + i.drv_dsi_rx_get_color_pcc 0x00014f3c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + drv_dsi_rx_get_color_pcc 0x00014f3d Thumb Code 24 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + i.drv_dsi_rx_get_compression_en 0x00014f58 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + i.drv_dsi_rx_get_max_ret_size 0x00014f60 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + i.drv_dsi_rx_power_up 0x00014f66 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + i.drv_dsi_rx_set_ctrl_cfg 0x00014f74 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + i.drv_dsi_rx_set_ddi_cfg 0x00014f94 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + i.drv_dsi_rx_set_inten 0x00014fa4 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + i.drv_dsi_rx_set_ipi_cfg 0x00014fa8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + i.drv_dsi_rx_set_lane_swap 0x00014fb8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + i.drv_dsi_rx_set_resp_cnt 0x00014ffe Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + i.drv_dsi_rx_set_up_phy 0x00015024 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + i.drv_dsi_rx_shut_down 0x00015130 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + i.drv_dsi_tx_command_header 0x0001513e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + i.drv_dsi_tx_command_mode_cfg 0x00015152 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + i.drv_dsi_tx_command_put_payload 0x000151be Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + i.drv_dsi_tx_config_eotp 0x000151c2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + i.drv_dsi_tx_config_int 0x000151da Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + i.drv_dsi_tx_dpi_lpcmd_time 0x000151e2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + i.drv_dsi_tx_dpi_mode 0x000151ea Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + i.drv_dsi_tx_dpi_polarity 0x000151f4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + i.drv_dsi_tx_edpi_cmd_size 0x00015218 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + i.drv_dsi_tx_get_cmd_status 0x0001521c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + i.drv_dsi_tx_mode 0x00015220 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_mode) + i.drv_dsi_tx_phy_clock_lane_auto_lp 0x00015224 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + i.drv_dsi_tx_phy_clock_lane_req_hs 0x0001523c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + i.drv_dsi_tx_phy_lane_mode 0x00015256 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + i.drv_dsi_tx_phy_status_ready 0x00015262 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + i.drv_dsi_tx_phy_status_stopstate 0x000152c6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + i.drv_dsi_tx_phy_test_setup 0x00015304 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + i.drv_dsi_tx_phy_time_cfg 0x00015410 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + i.drv_dsi_tx_powerup 0x0001542e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + i.drv_dsi_tx_response_mode 0x00015436 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + i.drv_dsi_tx_set_bta_ack 0x00015452 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + i.drv_dsi_tx_set_esc_div 0x0001546a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + i.drv_dsi_tx_set_int 0x00015478 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + i.drv_dsi_tx_set_time_out_div 0x000154ac Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + i.drv_dsi_tx_set_video_chunk 0x000154bc Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + i.drv_dsi_tx_set_video_timing 0x000154c4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + i.drv_dsi_tx_shutdown 0x000154e6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + i.drv_dsi_tx_timeout_cfg 0x000154ee Section 0 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + i.drv_dsi_tx_video_mode_cfg 0x00015514 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + i.drv_dsi_tx_video_mode_disable_hact_cmd 0x000155be Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + i.drv_dsi_tx_video_mode_set_lp_cmd 0x000155d4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + i.drv_efuse_enter_inactive 0x000155ec Section 0 drv_efuse.o(i.drv_efuse_enter_inactive) + i.drv_efuse_int_enable 0x0001560c Section 0 drv_efuse.o(i.drv_efuse_int_enable) + i.drv_efuse_read 0x00015618 Section 0 drv_efuse.o(i.drv_efuse_read) + i.drv_efuse_read_req 0x0001564a Section 0 drv_efuse.o(i.drv_efuse_read_req) + i.drv_gpio_get_input_data 0x00015664 Section 0 drv_gpio.o(i.drv_gpio_get_input_data) + i.drv_gpio_register_ap_reset_callback 0x0001567c Section 0 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + i.drv_gpio_register_callback 0x00015688 Section 0 drv_gpio.o(i.drv_gpio_register_callback) + i.drv_gpio_set_int 0x0001569c Section 0 drv_gpio.o(i.drv_gpio_set_int) + i.drv_gpio_set_ioe 0x000156e0 Section 0 drv_gpio.o(i.drv_gpio_set_ioe) + i.drv_gpio_set_mode0 0x00015700 Section 0 drv_gpio.o(i.drv_gpio_set_mode0) + i.drv_gpio_set_mode1 0x00015710 Section 0 drv_gpio.o(i.drv_gpio_set_mode1) + i.drv_gpio_set_mode2 0x00015720 Section 0 drv_gpio.o(i.drv_gpio_set_mode2) + i.drv_gpio_set_mode3 0x00015730 Section 0 drv_gpio.o(i.drv_gpio_set_mode3) + i.drv_gpio_set_output_data 0x00015740 Section 0 hal_gpio.o(i.drv_gpio_set_output_data) + drv_gpio_set_output_data 0x00015741 Thumb Code 26 hal_gpio.o(i.drv_gpio_set_output_data) + i.drv_gpio_set_pull_state 0x00015760 Section 0 drv_gpio.o(i.drv_gpio_set_pull_state) + i.drv_i2c_dma_callback 0x00015890 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_callback) + drv_i2c_dma_callback 0x00015891 Thumb Code 40 drv_i2c_dma.o(i.drv_i2c_dma_callback) + i.drv_i2c_dma_init 0x000158c4 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_init) + i.drv_i2c_enable_rx_dma 0x00015970 Section 0 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + i.drv_i2c_enable_tx_dma 0x0001598a Section 0 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + i.drv_i2c_m_clear_it_pending_bit 0x000159a4 Section 0 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + i.drv_i2c_m_enable 0x00015a04 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable) + i.drv_i2c_m_enable_intr 0x00015a14 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + i.drv_i2c_m_set_callback 0x00015a4c Section 0 drv_i2c_master.o(i.drv_i2c_m_set_callback) + i.drv_i2c_master_init 0x00015a58 Section 0 drv_i2c_master.o(i.drv_i2c_master_init) + i.drv_i2c_master_read_dma 0x00015ae4 Section 0 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + i.drv_i2c_master_write_dma 0x00015b40 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + i.drv_i2c_master_write_read_cmd 0x00015b7c Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + drv_i2c_master_write_read_cmd 0x00015b7d Thumb Code 46 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + i.drv_i2c_s_clear_it_pending_bit 0x00015bac Section 0 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + i.drv_i2c_s_enable_intr 0x00015c08 Section 0 drv_i2c_slave.o(i.drv_i2c_s_enable_intr) + i.drv_i2c_s_get_fifo_status 0x00015c3c Section 0 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + i.drv_i2c_s_set_callback 0x00015c58 Section 0 drv_i2c_slave.o(i.drv_i2c_s_set_callback) + i.drv_i2c_s_write_data 0x00015c64 Section 0 drv_i2c_slave.o(i.drv_i2c_s_write_data) + i.drv_i2c_set_dma_irq_callback 0x00015c84 Section 0 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + i.drv_i2c_slave_init 0x00015cdc Section 0 drv_i2c_slave.o(i.drv_i2c_slave_init) + i.drv_i2c_slave_write_dma 0x00015d20 Section 0 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + i.drv_lcdc_config_bypass 0x00015d3c Section 0 drv_lcdc.o(i.drv_lcdc_config_bypass) + i.drv_lcdc_config_ccm 0x00015d54 Section 0 drv_lcdc.o(i.drv_lcdc_config_ccm) + i.drv_lcdc_config_disp_mode 0x00015d84 Section 0 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + i.drv_lcdc_config_dpi_polarity 0x00015d9a Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + i.drv_lcdc_config_dpi_timing 0x00015dbe Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + i.drv_lcdc_config_edpi_mode 0x00015de4 Section 0 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + i.drv_lcdc_config_endianness 0x00015dfa Section 0 drv_lcdc.o(i.drv_lcdc_config_endianness) + i.drv_lcdc_config_input_size 0x00015e10 Section 0 drv_lcdc.o(i.drv_lcdc_config_input_size) + i.drv_lcdc_config_int 0x00015e1c Section 0 drv_lcdc.o(i.drv_lcdc_config_int) + i.drv_lcdc_config_int_single 0x00015e3a Section 0 drv_lcdc.o(i.drv_lcdc_config_int_single) + i.drv_lcdc_config_overwrite 0x00015e5c Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite) + i.drv_lcdc_config_overwrite_rgb 0x00015e7e Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + i.drv_lcdc_config_partial_display_area 0x00015e8a Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + i.drv_lcdc_config_partial_display_enable 0x00015ea4 Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + i.drv_lcdc_config_scale_up_coef 0x00015ec6 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + i.drv_lcdc_config_scale_up_step 0x00015ee0 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + i.drv_lcdc_config_src_parameter 0x00015eec Section 0 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + i.drv_lcdc_config_thresh 0x00015f38 Section 0 drv_lcdc.o(i.drv_lcdc_config_thresh) + i.drv_lcdc_ctrl_flow 0x00015f3e Section 0 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + i.drv_lcdc_enable_shadow_reg 0x00015f50 Section 0 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + i.drv_lcdc_set_int 0x00015f70 Section 0 drv_lcdc.o(i.drv_lcdc_set_int) + i.drv_lcdc_set_video_hw_mode 0x00015fa4 Section 0 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + i.drv_lcdc_start 0x00015fb8 Section 0 drv_lcdc.o(i.drv_lcdc_start) + i.drv_memc_clear_status 0x00015fd8 Section 0 drv_memc.o(i.drv_memc_clear_status) + i.drv_memc_enable_irq 0x00015fe4 Section 0 drv_memc.o(i.drv_memc_enable_irq) + i.drv_memc_gen_a_tear_signal 0x00016024 Section 0 drv_memc.o(i.drv_memc_gen_a_tear_signal) + i.drv_memc_get_status 0x00016030 Section 0 drv_memc.o(i.drv_memc_get_status) + i.drv_memc_rate_transfer_sel 0x00016042 Section 0 drv_memc.o(i.drv_memc_rate_transfer_sel) + i.drv_memc_sel_vsync 0x00016052 Section 0 drv_memc.o(i.drv_memc_sel_vsync) + i.drv_memc_set_active_height 0x00016060 Section 0 drv_memc.o(i.drv_memc_set_active_height) + i.drv_memc_set_data_mode 0x00016074 Section 0 drv_memc.o(i.drv_memc_set_data_mode) + i.drv_memc_set_double_buffer 0x00016080 Section 0 drv_memc.o(i.drv_memc_set_double_buffer) + i.drv_memc_set_double_buffer_reverse 0x00016090 Section 0 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + i.drv_memc_set_fs_en_conditions 0x000160a2 Section 0 drv_memc.o(i.drv_memc_set_fs_en_conditions) + i.drv_memc_set_inten 0x000160b2 Section 0 drv_memc.o(i.drv_memc_set_inten) + i.drv_memc_set_lcdc_st_conditions 0x000160c8 Section 0 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + i.drv_memc_set_ltpo_mode 0x000160e0 Section 0 drv_memc.o(i.drv_memc_set_ltpo_mode) + i.drv_memc_set_tear_mode 0x000160fa Section 0 drv_memc.o(i.drv_memc_set_tear_mode) + i.drv_memc_set_tear_waveform 0x00016108 Section 0 drv_memc.o(i.drv_memc_set_tear_waveform) + i.drv_memc_set_vidc_sync_cnt 0x00016130 Section 0 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + i.drv_param_init_get_ccm 0x00016140 Section 0 drv_param_init.o(i.drv_param_init_get_ccm) + i.drv_param_init_get_scld_filter_h 0x00016148 Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + i.drv_param_init_get_scld_filter_v 0x0001615c Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + i.drv_param_init_get_sclu_filter 0x00016170 Section 0 drv_param_init.o(i.drv_param_init_get_sclu_filter) + i.drv_param_init_set_ccm 0x00016178 Section 0 drv_param_init.o(i.drv_param_init_set_ccm) + i.drv_param_p2r_filter_init 0x0001618c Section 0 drv_param_init.o(i.drv_param_p2r_filter_init) + i.drv_phy_enable_calibration 0x000161b0 Section 0 drv_phy_common.o(i.drv_phy_enable_calibration) + i.drv_phy_get_calibration 0x000161c0 Section 0 drv_phy_common.o(i.drv_phy_get_calibration) + i.drv_phy_get_pll_para 0x000161fc Section 0 drv_phy_common.o(i.drv_phy_get_pll_para) + i.drv_phy_get_rate_para 0x0001625c Section 0 drv_phy_common.o(i.drv_phy_get_rate_para) + i.drv_phy_test_clear 0x000162b0 Section 0 drv_phy_common.o(i.drv_phy_test_clear) + i.drv_phy_test_lock 0x000162c0 Section 0 drv_phy_common.o(i.drv_phy_test_lock) + i.drv_phy_test_write_1_byte 0x000162d8 Section 0 drv_phy_common.o(i.drv_phy_test_write_1_byte) + i.drv_phy_test_write_2_byte 0x000162f8 Section 0 drv_phy_common.o(i.drv_phy_test_write_2_byte) + i.drv_phy_test_write_code 0x0001631e Section 0 drv_phy_common.o(i.drv_phy_test_write_code) + i.drv_phy_test_write_data 0x0001633c Section 0 drv_phy_common.o(i.drv_phy_test_write_data) + drv_phy_test_write_data 0x0001633d Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_data) + i.drv_pwm_out_enable 0x0001635c Section 0 drv_pwm.o(i.drv_pwm_out_enable) + i.drv_pwm_out_set_control 0x0001637c Section 0 drv_pwm.o(i.drv_pwm_out_set_control) + i.drv_pwm_out_set_period 0x00016388 Section 0 drv_pwm.o(i.drv_pwm_out_set_period) + i.drv_pwm_out_set_threshold 0x00016394 Section 0 drv_pwm.o(i.drv_pwm_out_set_threshold) + i.drv_pwr_set_cp_mode 0x000163a0 Section 0 drv_pwr.o(i.drv_pwr_set_cp_mode) + i.drv_pwr_set_pvd_mode 0x000163c0 Section 0 drv_pwr.o(i.drv_pwr_set_pvd_mode) + i.drv_pwr_set_system_clk_src 0x000163d8 Section 0 drv_pwr.o(i.drv_pwr_set_system_clk_src) + i.drv_rx_phy_test_clear 0x00016410 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + drv_rx_phy_test_clear 0x00016411 Thumb Code 12 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + i.drv_rx_phy_test_lock 0x0001641c Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + drv_rx_phy_test_lock 0x0001641d Thumb Code 16 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + i.drv_rx_phy_test_write_1_byte 0x0001642c Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + drv_rx_phy_test_write_1_byte 0x0001642d Thumb Code 20 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + i.drv_rx_phy_test_write_2_byte 0x00016440 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + drv_rx_phy_test_write_2_byte 0x00016441 Thumb Code 22 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + i.drv_rxbr_clear_pkt_buffer 0x00016456 Section 0 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + i.drv_rxbr_clear_status0 0x00016460 Section 0 drv_rxbr.o(i.drv_rxbr_clear_status0) + i.drv_rxbr_enable_irq 0x00016464 Section 0 drv_rxbr.o(i.drv_rxbr_enable_irq) + i.drv_rxbr_frame_drop_cfg 0x000164c0 Section 0 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + i.drv_rxbr_get_clk 0x000164d4 Section 0 drv_rxbr.o(i.drv_rxbr_get_clk) + i.drv_rxbr_get_col_addr 0x00016510 Section 0 drv_rxbr.o(i.drv_rxbr_get_col_addr) + i.drv_rxbr_get_int_source 0x00016514 Section 0 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + drv_rxbr_get_int_source 0x00016515 Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + i.drv_rxbr_get_page_addr 0x00016526 Section 0 drv_rxbr.o(i.drv_rxbr_get_page_addr) + i.drv_rxbr_get_status0 0x0001652a Section 0 hal_internal_vsync.o(i.drv_rxbr_get_status0) + drv_rxbr_get_status0 0x0001652b Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_status0) + i.drv_rxbr_hline_rcv0_cfg 0x0001653c Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + i.drv_rxbr_hline_rcv_cfg 0x00016548 Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + i.drv_rxbr_register_irq0_callback 0x00016550 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + i.drv_rxbr_register_irq1_callback 0x0001655c Section 0 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + i.drv_rxbr_set_ack_pkt_header 0x00016568 Section 0 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + i.drv_rxbr_set_cmd_filter 0x0001657c Section 0 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + i.drv_rxbr_set_color_format 0x00016648 Section 0 drv_rxbr.o(i.drv_rxbr_set_color_format) + i.drv_rxbr_set_inten 0x0001665c Section 0 drv_rxbr.o(i.drv_rxbr_set_inten) + i.drv_rxbr_set_ltpo_drop_th 0x00016670 Section 0 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + i.drv_rxbr_set_usr_cfg 0x00016680 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + i.drv_rxbr_set_usr_col 0x000166a6 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_col) + i.drv_rxbr_set_usr_row 0x000166ae Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_row) + i.drv_spi_m_read_data 0x000166b8 Section 0 drv_spi_master.o(i.drv_spi_m_read_data) + i.drv_swire_enable 0x000166d8 Section 0 drv_swire.o(i.drv_swire_enable) + i.drv_swire_set_int 0x000166f4 Section 0 drv_swire.o(i.drv_swire_set_int) + i.drv_swire_set_power_down 0x0001673c Section 0 drv_swire.o(i.drv_swire_set_power_down) + i.drv_sys_cfg_clear_all_int 0x00016758 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + i.drv_sys_cfg_clear_pending 0x00016764 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + i.drv_sys_cfg_sel_ap_rst_lvl_trig 0x0001678c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + i.drv_sys_cfg_sel_ap_rst_trig 0x000167a4 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + i.drv_sys_cfg_sel_gpio_group 0x000167c0 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + i.drv_sys_cfg_sel_int_trig 0x000167e4 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + i.drv_sys_cfg_set_dma_rx_req 0x00016808 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + i.drv_sys_cfg_set_dma_tx_req 0x00016818 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + i.drv_sys_cfg_set_int 0x00016828 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + i.drv_timer_clear_status_flags 0x0001684c Section 0 drv_timer.o(i.drv_timer_clear_status_flags) + drv_timer_clear_status_flags 0x0001684d Thumb Code 26 drv_timer.o(i.drv_timer_clear_status_flags) + i.drv_timer_enable 0x00016866 Section 0 drv_timer.o(i.drv_timer_enable) + i.drv_timer_get_instance 0x00016888 Section 0 drv_timer.o(i.drv_timer_get_instance) + i.drv_timer_get_prescaler 0x00016898 Section 0 drv_timer.o(i.drv_timer_get_prescaler) + i.drv_timer_handle_interrupt 0x000168a8 Section 0 drv_timer.o(i.drv_timer_handle_interrupt) + drv_timer_handle_interrupt 0x000168a9 Thumb Code 54 drv_timer.o(i.drv_timer_handle_interrupt) + i.drv_timer_register_callback 0x000168e4 Section 0 drv_timer.o(i.drv_timer_register_callback) + i.drv_timer_set_compare_val 0x000168f8 Section 0 drv_timer.o(i.drv_timer_set_compare_val) + i.drv_timer_set_int 0x00016908 Section 0 drv_timer.o(i.drv_timer_set_int) + i.drv_timer_set_prescaler 0x00016950 Section 0 drv_timer.o(i.drv_timer_set_prescaler) + i.drv_timer_set_repeat 0x00016978 Section 0 drv_timer.o(i.drv_timer_set_repeat) + i.drv_tx_phy_test_clear 0x00016988 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + drv_tx_phy_test_clear 0x00016989 Thumb Code 10 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + i.drv_tx_phy_test_enter 0x00016992 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + i.drv_tx_phy_test_exit 0x000169ae Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + i.drv_tx_phy_test_write_1_byte 0x000169ca Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + drv_tx_phy_test_write_1_byte 0x000169cb Thumb Code 18 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + i.drv_tx_phy_test_write_2_byte 0x000169dc Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + drv_tx_phy_test_write_2_byte 0x000169dd Thumb Code 20 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + i.drv_tx_phy_test_write_code 0x000169f0 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + drv_tx_phy_test_write_code 0x000169f1 Thumb Code 16 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + i.drv_vidc_clear_irq 0x00016a00 Section 0 drv_vidc.o(i.drv_vidc_clear_irq) + i.drv_vidc_enable 0x00016a08 Section 0 drv_vidc.o(i.drv_vidc_enable) + i.drv_vidc_enable_irq 0x00016a20 Section 0 drv_vidc.o(i.drv_vidc_enable_irq) + i.drv_vidc_get_irq_status 0x00016a60 Section 0 drv_vidc.o(i.drv_vidc_get_irq_status) + i.drv_vidc_init_module_enable 0x00016a74 Section 0 drv_vidc.o(i.drv_vidc_init_module_enable) + i.drv_vidc_register_callback 0x00016a9c Section 0 drv_vidc.o(i.drv_vidc_register_callback) + i.drv_vidc_reset 0x00016aa8 Section 0 drv_vidc.o(i.drv_vidc_reset) + i.drv_vidc_set_dst_parameter 0x00016aae Section 0 drv_vidc.o(i.drv_vidc_set_dst_parameter) + i.drv_vidc_set_irqen 0x00016aea Section 0 drv_vidc.o(i.drv_vidc_set_irqen) + i.drv_vidc_set_mirror 0x00016afe Section 0 drv_vidc.o(i.drv_vidc_set_mirror) + i.drv_vidc_set_p2r_hcoef0 0x00016b0e Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + i.drv_vidc_set_p2r_hinitb 0x00016b16 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + i.drv_vidc_set_p2r_hinitr 0x00016b3c Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + i.drv_vidc_set_pentile_swap 0x00016b64 Section 0 drv_vidc.o(i.drv_vidc_set_pentile_swap) + i.drv_vidc_set_pu_ctrl 0x00016b7c Section 0 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + i.drv_vidc_set_rotation 0x00016b86 Section 0 drv_vidc.o(i.drv_vidc_set_rotation) + i.drv_vidc_set_scld_hcoef0 0x00016b96 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + i.drv_vidc_set_scld_hcoef1 0x00016ba0 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + i.drv_vidc_set_scld_step 0x00016baa Section 0 drv_vidc.o(i.drv_vidc_set_scld_step) + i.drv_vidc_set_scld_vcoef0 0x00016bbc Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + i.drv_vidc_set_scld_vcoef1 0x00016bc6 Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + i.drv_vidc_set_src_parameter 0x00016bd0 Section 0 drv_vidc.o(i.drv_vidc_set_src_parameter) + i.drv_wdg_clear_counter 0x00016be8 Section 0 drv_wdg.o(i.drv_wdg_clear_counter) + i.drv_wdg_clear_edge_flag 0x00016bf8 Section 0 drv_wdg.o(i.drv_wdg_clear_edge_flag) + drv_wdg_clear_edge_flag 0x00016bf9 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_edge_flag) + i.drv_wdg_read_edge_flag 0x00016c08 Section 0 drv_wdg.o(i.drv_wdg_read_edge_flag) + drv_wdg_read_edge_flag 0x00016c09 Thumb Code 10 drv_wdg.o(i.drv_wdg_read_edge_flag) + i.drv_wdg_set_int 0x00016c18 Section 0 drv_wdg.o(i.drv_wdg_set_int) + i.fls_clr_interrupt_flag 0x00016c4c Section 0 drv_fls.o(i.fls_clr_interrupt_flag) + i.fputc 0x00016c56 Section 0 tau_log.o(i.fputc) + i.hal_dsi_rx_ctrl_create_handle 0x00016c6c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + i.hal_dsi_rx_ctrl_deinit 0x00016c9c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + i.hal_dsi_rx_ctrl_dsc_async_handler 0x00016d38 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + i.hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016dbc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + i.hal_dsi_rx_ctrl_get_max_ret_size 0x00016de4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + i.hal_dsi_rx_ctrl_init 0x00016e0c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + i.hal_dsi_rx_ctrl_init_clk 0x00016e6c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + hal_dsi_rx_ctrl_init_clk 0x00016e6d Thumb Code 232 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + i.hal_dsi_rx_ctrl_init_dsi_rx 0x00016f9c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + hal_dsi_rx_ctrl_init_dsi_rx 0x00016f9d Thumb Code 180 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + i.hal_dsi_rx_ctrl_init_memc 0x00017070 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + hal_dsi_rx_ctrl_init_memc 0x00017071 Thumb Code 308 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + i.hal_dsi_rx_ctrl_init_rxbr 0x000171ac Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + hal_dsi_rx_ctrl_init_rxbr 0x000171ad Thumb Code 288 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + i.hal_dsi_rx_ctrl_init_vidc 0x000172dc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + hal_dsi_rx_ctrl_init_vidc 0x000172dd Thumb Code 544 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + i.hal_dsi_rx_ctrl_pre_init_pps 0x00017508 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) + i.hal_dsi_rx_ctrl_send_ack_cmd 0x00017524 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + i.hal_dsi_rx_ctrl_set_cus_esc_clk 0x00017614 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) + i.hal_dsi_rx_ctrl_set_cus_sync_line 0x00017640 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + i.hal_dsi_rx_ctrl_set_hw_tear_mode 0x00017674 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + i.hal_dsi_rx_ctrl_set_ipi_cfg 0x000176a8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + hal_dsi_rx_ctrl_set_ipi_cfg 0x000176a9 Thumb Code 50 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + i.hal_dsi_rx_ctrl_set_rxbr_clk 0x000176e0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + hal_dsi_rx_ctrl_set_rxbr_clk 0x000176e1 Thumb Code 114 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + i.hal_dsi_rx_ctrl_set_sw_tear_mode 0x00017754 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + i.hal_dsi_rx_ctrl_start 0x00017788 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + i.hal_dsi_rx_ctrl_stop 0x000177c4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + i.hal_dsi_rx_ctrl_toggle_resolution 0x00017800 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + i.hal_dsi_tx_calc_video_chunks 0x00017820 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + hal_dsi_tx_calc_video_chunks 0x00017821 Thumb Code 384 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + i.hal_dsi_tx_config_params_for_lane_rate 0x000179b0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + hal_dsi_tx_config_params_for_lane_rate 0x000179b1 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + i.hal_dsi_tx_count_lane_rate 0x000179e4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + hal_dsi_tx_count_lane_rate 0x000179e5 Thumb Code 1160 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + i.hal_dsi_tx_ctrl_create_handle 0x00017eb4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + i.hal_dsi_tx_ctrl_deinit 0x00017ee0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + i.hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017f28 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + i.hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017f74 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + i.hal_dsi_tx_ctrl_init 0x00017f9c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + i.hal_dsi_tx_ctrl_init_clk 0x00018060 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + hal_dsi_tx_ctrl_init_clk 0x00018061 Thumb Code 36 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + i.hal_dsi_tx_ctrl_panel_reset_pin 0x00018084 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + i.hal_dsi_tx_ctrl_set_ccm 0x00018090 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + i.hal_dsi_tx_ctrl_set_overwrite_rgb 0x000180b0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + i.hal_dsi_tx_ctrl_set_partial_disp 0x000180c4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + i.hal_dsi_tx_ctrl_set_partial_disp_area 0x000180d4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + i.hal_dsi_tx_ctrl_start 0x000180f8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + i.hal_dsi_tx_ctrl_stop 0x00018164 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + i.hal_dsi_tx_ctrl_write_array_cmd 0x000181a8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + i.hal_dsi_tx_ctrl_write_cmd 0x00018280 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + i.hal_dsi_tx_init_data_mode 0x00018330 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + hal_dsi_tx_init_data_mode 0x00018331 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + i.hal_dsi_tx_init_dpi_cfg 0x00018374 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + hal_dsi_tx_init_dpi_cfg 0x00018375 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + i.hal_dsi_tx_init_interrupt 0x000183a4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + hal_dsi_tx_init_interrupt 0x000183a5 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + i.hal_dsi_tx_init_phy_cfg 0x000183c4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + hal_dsi_tx_init_phy_cfg 0x000183c5 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + i.hal_dsi_tx_init_remains 0x000183e4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + hal_dsi_tx_init_remains 0x000183e5 Thumb Code 142 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + i.hal_dsi_tx_init_video_mode 0x00018478 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + hal_dsi_tx_init_video_mode 0x00018479 Thumb Code 82 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + i.hal_dsi_tx_send_cmd 0x000184d0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + hal_dsi_tx_send_cmd 0x000184d1 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + i.hal_gpio_ctrl_eint 0x00018514 Section 0 hal_gpio.o(i.hal_gpio_ctrl_eint) + i.hal_gpio_get_input_data 0x0001852c Section 0 hal_gpio.o(i.hal_gpio_get_input_data) + i.hal_gpio_init_eint 0x00018540 Section 0 hal_gpio.o(i.hal_gpio_init_eint) + i.hal_gpio_init_input 0x00018580 Section 0 hal_gpio.o(i.hal_gpio_init_input) + i.hal_gpio_init_output 0x000185a0 Section 0 hal_gpio.o(i.hal_gpio_init_output) + i.hal_gpio_reg_eint_cb 0x000185c8 Section 0 hal_gpio.o(i.hal_gpio_reg_eint_cb) + i.hal_gpio_set_ap_reset_int 0x000185e0 Section 0 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + i.hal_gpio_set_mode 0x00018630 Section 0 hal_gpio.o(i.hal_gpio_set_mode) + i.hal_gpio_set_output_data 0x00018690 Section 0 hal_gpio.o(i.hal_gpio_set_output_data) + i.hal_gpio_set_pull_state 0x00018698 Section 0 hal_gpio.o(i.hal_gpio_set_pull_state) + i.hal_i2c_m_dma_init 0x000186b8 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_init) + i.hal_i2c_m_dma_read 0x00018724 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_read) + i.hal_i2c_m_dma_write 0x00018744 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_write) + i.hal_i2c_m_transfer_complate 0x00018760 Section 0 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + i.hal_i2c_master_irq_callback 0x0001876c Section 0 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + hal_i2c_master_irq_callback 0x0001876d Thumb Code 24 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + i.hal_i2c_s_dma_user_callback 0x0001878c Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + hal_i2c_s_dma_user_callback 0x0001878d Thumb Code 12 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + i.hal_i2c_s_dma_write 0x0001879c Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + i.hal_i2c_s_init 0x000187d4 Section 0 hal_i2c_slave.o(i.hal_i2c_s_init) + i.hal_i2c_s_nonblocking_read 0x00018840 Section 0 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + i.hal_i2c_s_set_transfer 0x00018854 Section 0 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + i.hal_i2c_slave_irq_callback 0x00018860 Section 0 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + hal_i2c_slave_irq_callback 0x00018861 Thumb Code 304 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + i.hal_internal_init_memc 0x000189ac Section 0 hal_internal_vsync.o(i.hal_internal_init_memc) + i.hal_internal_sync_get_fb_setting 0x00018a90 Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + i.hal_internal_sync_input_resolution_change 0x00018aa0 Section 0 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + i.hal_internal_vsync_deinit 0x00018cb4 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + i.hal_internal_vsync_get_rx_state 0x00018cd0 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + i.hal_internal_vsync_get_sync_line 0x00018cdc Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + i.hal_internal_vsync_get_tx_state 0x00018cf4 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + i.hal_internal_vsync_init_rx 0x00018d00 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + i.hal_internal_vsync_init_tx 0x00018dfc Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + i.hal_internal_vsync_set_auto_hw_filter 0x00018eac Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + i.hal_internal_vsync_set_rx_state 0x00018fc8 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + i.hal_internal_vsync_set_sync_line 0x00018fdc Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + i.hal_internal_vsync_set_tear_mode 0x00018ff8 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + i.hal_internal_vsync_set_tx_state 0x00019040 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + i.hal_lcdc_config_ccm 0x00019080 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + hal_lcdc_config_ccm 0x00019081 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + i.hal_lcdc_config_remains 0x000190a4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + hal_lcdc_config_remains 0x000190a5 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + i.hal_lcdc_config_rgb_to_pentile 0x000190ec Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + hal_lcdc_config_rgb_to_pentile 0x000190ed Thumb Code 14 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + i.hal_lcdc_config_upscaler 0x00019100 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + hal_lcdc_config_upscaler 0x00019101 Thumb Code 348 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + i.hal_lcdc_init_cfg 0x00019264 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + hal_lcdc_init_cfg 0x00019265 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + i.hal_lcdc_init_clk 0x000192a4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + hal_lcdc_init_clk 0x000192a5 Thumb Code 376 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + i.hal_lcdc_init_interrupt 0x00019424 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + hal_lcdc_init_interrupt 0x00019425 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + i.hal_pwm_out_config_all 0x00019464 Section 0 hal_pwm.o(i.hal_pwm_out_config_all) + i.hal_pwm_out_init 0x000194cc Section 0 hal_pwm.o(i.hal_pwm_out_init) + i.hal_spi_m_clear_rxfifo 0x000194d8 Section 0 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + i.hal_swire_deinit 0x000194e6 Section 0 hal_swire.o(i.hal_swire_deinit) + i.hal_swire_open 0x000194f8 Section 0 hal_swire.o(i.hal_swire_open) + i.hal_system_enable_systick 0x0001950e Section 0 hal_system.o(i.hal_system_enable_systick) + i.hal_system_init 0x00019518 Section 0 hal_system.o(i.hal_system_init) + i.hal_system_init_console 0x000195a0 Section 0 hal_system.o(i.hal_system_init_console) + i.hal_system_set_phy_calibration 0x000195bc Section 0 hal_system.o(i.hal_system_set_phy_calibration) + i.hal_system_set_pvd 0x000195c4 Section 0 hal_system.o(i.hal_system_set_pvd) + i.hal_system_set_vcc 0x000195cc Section 0 hal_system.o(i.hal_system_set_vcc) + i.hal_timer_deinit 0x000195d4 Section 0 hal_timer.o(i.hal_timer_deinit) + i.hal_timer_init 0x00019602 Section 0 hal_timer.o(i.hal_timer_init) + i.hal_timer_start 0x0001961c Section 0 hal_timer.o(i.hal_timer_start) + i.hal_timer_stop 0x00019664 Section 0 hal_timer.o(i.hal_timer_stop) + i.hal_uart_init 0x0001968c Section 0 hal_uart.o(i.hal_uart_init) + i.hal_uart_transmit_blocking 0x00019718 Section 0 hal_uart.o(i.hal_uart_transmit_blocking) + i.handle_init 0x00019728 Section 0 irq_redirect .o(i.handle_init) + i.init_mipi_tx 0x00019838 Section 0 ap_demo.o(i.init_mipi_tx) + init_mipi_tx 0x00019839 Thumb Code 200 ap_demo.o(i.init_mipi_tx) + i.init_panel 0x0001990c Section 0 ap_demo.o(i.init_panel) + init_panel 0x0001990d Thumb Code 88 ap_demo.o(i.init_panel) + i.main 0x0001996c Section 0 main.o(i.main) + i.open_mipi_rx 0x0001997c Section 0 ap_demo.o(i.open_mipi_rx) + open_mipi_rx 0x0001997d Thumb Code 236 ap_demo.o(i.open_mipi_rx) + i.pps_update_handle 0x00019a88 Section 0 ap_demo.o(i.pps_update_handle) + pps_update_handle 0x00019a89 Thumb Code 98 ap_demo.o(i.pps_update_handle) + i.rx_get_dcs_packet_data 0x00019b18 Section 0 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + rx_get_dcs_packet_data 0x00019b19 Thumb Code 654 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + i.rx_partial_update 0x00019f0c Section 0 hal_internal_vsync.o(i.rx_partial_update) + rx_partial_update 0x00019f0d Thumb Code 340 hal_internal_vsync.o(i.rx_partial_update) + i.rx_receive_packet 0x0001a070 Section 0 hal_internal_vsync.o(i.rx_receive_packet) + rx_receive_packet 0x0001a071 Thumb Code 128 hal_internal_vsync.o(i.rx_receive_packet) + i.rx_receive_pps 0x0001a0fc Section 0 hal_internal_vsync.o(i.rx_receive_pps) + rx_receive_pps 0x0001a0fd Thumb Code 268 hal_internal_vsync.o(i.rx_receive_pps) + i.rxbr_irq0_callback 0x0001a27c Section 0 hal_internal_vsync.o(i.rxbr_irq0_callback) + rxbr_irq0_callback 0x0001a27d Thumb Code 158 hal_internal_vsync.o(i.rxbr_irq0_callback) + i.rxbr_irq1_callback 0x0001a320 Section 0 hal_internal_vsync.o(i.rxbr_irq1_callback) + rxbr_irq1_callback 0x0001a321 Thumb Code 222 hal_internal_vsync.o(i.rxbr_irq1_callback) + i.send_panel_init_code 0x0001a490 Section 0 ap_demo.o(i.send_panel_init_code) + send_panel_init_code 0x0001a491 Thumb Code 58 ap_demo.o(i.send_panel_init_code) + i.soft_gen_te 0x0001a4cc Section 0 hal_internal_vsync.o(i.soft_gen_te) + soft_gen_te 0x0001a4cd Thumb Code 116 hal_internal_vsync.o(i.soft_gen_te) + i.soft_te_timer_cb 0x0001a558 Section 0 ap_demo.o(i.soft_te_timer_cb) + soft_te_timer_cb 0x0001a559 Thumb Code 44 ap_demo.o(i.soft_te_timer_cb) + i.soft_te_timer_init 0x0001a590 Section 0 ap_demo.o(i.soft_te_timer_init) + soft_te_timer_init 0x0001a591 Thumb Code 44 ap_demo.o(i.soft_te_timer_init) + i.soft_timer3_cb 0x0001a5f0 Section 0 ap_demo.o(i.soft_timer3_cb) + soft_timer3_cb 0x0001a5f1 Thumb Code 46 ap_demo.o(i.soft_timer3_cb) + i.sqrt 0x0001a62c Section 0 sqrt.o(i.sqrt) + i.translate_data 0x0001a674 Section 0 ap_demo.o(i.translate_data) + i.tx_display_on 0x0001ad4c Section 0 ap_demo.o(i.tx_display_on) + tx_display_on 0x0001ad4d Thumb Code 22 ap_demo.o(i.tx_display_on) + i.tx_panel_reset 0x0001ad6c Section 0 ap_demo.o(i.tx_panel_reset) + tx_panel_reset 0x0001ad6d Thumb Code 40 ap_demo.o(i.tx_panel_reset) + i.vidc_callback 0x0001ad94 Section 0 hal_internal_vsync.o(i.vidc_callback) + vidc_callback 0x0001ad95 Thumb Code 194 hal_internal_vsync.o(i.vidc_callback) + i.vpre_err_reset 0x0001ae7c Section 0 hal_internal_vsync.o(i.vpre_err_reset) + vpre_err_reset 0x0001ae7d Thumb Code 184 hal_internal_vsync.o(i.vpre_err_reset) + i.vsync_set_te_mode 0x0001af4c Section 0 hal_internal_vsync.o(i.vsync_set_te_mode) + vsync_set_te_mode 0x0001af4d Thumb Code 254 hal_internal_vsync.o(i.vsync_set_te_mode) + .constdata 0x0001b0e8 Section 9396 ap_demo.o(.constdata) + g_cus_rx_dcs_execute_table 0x0001b0e8 Data 108 ap_demo.o(.constdata) + .constdata 0x0001d59c Section 210 hal_gpio.o(.constdata) + s_gpio_map 0x0001d59c Data 120 hal_gpio.o(.constdata) + s_gpio_perf 0x0001d614 Data 90 hal_gpio.o(.constdata) + .constdata 0x0001d66e Section 8158 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f64c Section 1 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f650 Section 8 drv_param_init.o(.constdata) + .constdata 0x0001f658 Section 390 drv_phy_common.o(.constdata) + phy_para_mapping_h 0x0001f658 Data 184 drv_phy_common.o(.constdata) + phy_para_mapping_l 0x0001f710 Data 128 drv_phy_common.o(.constdata) + phy_data_high_map 0x0001f790 Data 48 drv_phy_common.o(.constdata) + phy_data_lp_map 0x0001f7c0 Data 30 drv_phy_common.o(.constdata) + .conststring 0x0001f7e0 Section 72 hal_dsi_rx_ctrl.o(.conststring) + .conststring 0x0001f828 Section 308 hal_internal_vsync.o(.conststring) + .ARM.__AT_0x00070100 0x00070100 Section 192 irq_redirect .o(.ARM.__AT_0x00070100) + .data 0x000701d0 Section 56 ap_demo.o(.data) + g_rx_ctrl_handle 0x000701d0 Data 4 ap_demo.o(.data) + g_tx_ctrl_handle 0x000701d4 Data 4 ap_demo.o(.data) + g_calibration_flag 0x000701d8 Data 1 ap_demo.o(.data) + start_display_on 0x000701d9 Data 1 ap_demo.o(.data) + g_need_enter_sleep_mode 0x000701da Data 1 ap_demo.o(.data) + g_exit_sleep_mode 0x000701db Data 1 ap_demo.o(.data) + panel_display_done 0x000701dc Data 1 ap_demo.o(.data) + g_resolution_change 0x000701dd Data 1 ap_demo.o(.data) + read_bl_data 0x000701e4 Data 2 ap_demo.o(.data) + read_bl_data_bak 0x000701e6 Data 2 ap_demo.o(.data) + value_reg_df 0x000701ec Data 4 ap_demo.o(.data) + value_blue 0x000701f0 Data 1 ap_demo.o(.data) + blue_flag 0x000701f1 Data 1 ap_demo.o(.data) + flag_b1 0x000701f2 Data 1 ap_demo.o(.data) + flag_ca 0x000701f3 Data 1 ap_demo.o(.data) + s20_power_on_flag 0x000701f4 Data 4 ap_demo.o(.data) + b3_read_flag 0x00070204 Data 1 ap_demo.o(.data) + c8_read_flag 0x00070205 Data 1 ap_demo.o(.data) + c9_read_flag 0x00070206 Data 1 ap_demo.o(.data) + read_flag_5a 0x00070207 Data 1 ap_demo.o(.data) + .data 0x00070208 Section 73 app_tp_transfer.o(.data) + s_spim_write 0x0007020d Data 1 app_tp_transfer.o(.data) + s_screen_int_flag 0x0007020e Data 1 app_tp_transfer.o(.data) + s_phone_reset_flag 0x0007020f Data 1 app_tp_transfer.o(.data) + s_screen_int_transfer_status 0x00070210 Data 1 app_tp_transfer.o(.data) + s_screen_const_transfer_count 0x00070212 Data 1 app_tp_transfer.o(.data) + screen_int_transfer_count 0x0007024f Data 1 app_tp_transfer.o(.data) + screen_int_transfer_buffer_ready 0x00070250 Data 1 app_tp_transfer.o(.data) + .data 0x00070254 Section 8 hal_dsi_rx_ctrl.o(.data) + g_hw_auto_filter 0x00070254 Data 1 hal_dsi_rx_ctrl.o(.data) + g_esc_clk 0x00070258 Data 4 hal_dsi_rx_ctrl.o(.data) + .data 0x0007025c Section 1 hal_dsi_tx_ctrl.o(.data) + g_tx_mode 0x0007025c Data 1 hal_dsi_tx_ctrl.o(.data) + .data 0x0007025d Section 1 hal_i2c_master.o(.data) + s_i2c_m_transfer_end 0x0007025d Data 1 hal_i2c_master.o(.data) + .data 0x00070260 Section 28 hal_i2c_slave.o(.data) + s_txbuffer_complate 0x00070260 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_dma_end 0x00070261 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_receive_cnt 0x00070262 Data 1 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer 0x00070264 Data 4 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer_size 0x00070268 Data 4 hal_i2c_slave.o(.data) + hal_i2c_s_callback 0x0007026c Data 4 hal_i2c_slave.o(.data) + s_receive_count 0x00070270 Data 4 hal_i2c_slave.o(.data) + s_tx_buffer_t 0x00070274 Data 4 hal_i2c_slave.o(.data) + tx_sum 0x00070278 Data 4 hal_i2c_slave.o(.data) + .data 0x0007027c Section 230 app_tp_for_custom_s8.o(.data) + app_tp_count 0x00070286 Data 1 app_tp_for_custom_s8.o(.data) + phone_85_flag 0x00070287 Data 1 app_tp_for_custom_s8.o(.data) + phone_F6_flag 0x00070288 Data 1 app_tp_for_custom_s8.o(.data) + phone_E4_flag 0x00070289 Data 1 app_tp_for_custom_s8.o(.data) + phone_72_flag 0x0007028a Data 1 app_tp_for_custom_s8.o(.data) + phone_75_flag 0x0007028b Data 1 app_tp_for_custom_s8.o(.data) + phone_92_flag 0x0007028c Data 1 app_tp_for_custom_s8.o(.data) + phone_74_flag 0x0007028d Data 1 app_tp_for_custom_s8.o(.data) + u16CoordY 0x00070292 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX 0x00070294 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordY_back 0x00070296 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX_back 0x00070298 Data 2 app_tp_for_custom_s8.o(.data) + .data 0x00070362 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070363 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070364 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070365 Section 3 app_tp_for_custom_s8.o(.data) + .data 0x00070368 Section 5 app_tp_for_custom_s8.o(.data) + .data 0x00070370 Section 48 app_tp_for_custom_s8.o(.data) + .data 0x000703a0 Section 18 norflash.o(.data) + tmprg 0x000703a8 Data 4 norflash.o(.data) + .data 0x000703b4 Section 12 drv_common.o(.data) + s_my_tick 0x000703b4 Data 4 drv_common.o(.data) + .data 0x000703c0 Section 4 drv_gpio.o(.data) + g_ap_reset_cb 0x000703c0 Data 4 drv_gpio.o(.data) + .data 0x000703c4 Section 8 drv_i2c_dma.o(.data) + i2c0_dma_callback 0x000703c4 Data 4 drv_i2c_dma.o(.data) + i2c1_dma_callback 0x000703c8 Data 4 drv_i2c_dma.o(.data) + .data 0x000703cc Section 4 drv_i2c_master.o(.data) + i2c1_intr_callback 0x000703cc Data 4 drv_i2c_master.o(.data) + .data 0x000703d0 Section 8 drv_i2c_slave.o(.data) + i2c0_intr_callback 0x000703d0 Data 4 drv_i2c_slave.o(.data) + .data 0x000703d8 Section 1188 drv_param_init.o(.data) + .data 0x0007087c Section 12 drv_pwm.o(.data) + s_pwm_type 0x0007087c Data 1 drv_pwm.o(.data) + s_pwm_cb 0x00070880 Data 8 drv_pwm.o(.data) + .data 0x00070888 Section 4 drv_spi_master.o(.data) + SPIM_intr_callback 0x00070888 Data 4 drv_spi_master.o(.data) + .data 0x0007088c Section 8 drv_swire.o(.data) + s_swire_cb 0x0007088c Data 8 drv_swire.o(.data) + .data 0x00070894 Section 1 drv_sys_cfg.o(.data) + sg_ap_rstn_trigger_type 0x00070894 Data 1 drv_sys_cfg.o(.data) + .data 0x00070898 Section 80 drv_timer.o(.data) + sg_timer_info 0x00070898 Data 80 drv_timer.o(.data) + .data 0x000708e8 Section 4 hal_internal_vsync.o(.data) + sg_cur_te_info 0x000708e8 Data 4 hal_internal_vsync.o(.data) + .data 0x000708ec Section 8 drv_rxbr.o(.data) + .data 0x000708f4 Section 4 drv_vidc.o(.data) + .data 0x000708f8 Section 1 drv_phy_common.o(.data) + g_phy_calibration 0x000708f8 Data 1 drv_phy_common.o(.data) + .data 0x000708fc Section 12 drv_chip_info.o(.data) + sg_chip_info 0x000708fc Data 4 drv_chip_info.o(.data) + sg_chip_function 0x00070900 Data 4 drv_chip_info.o(.data) + sg_chip_encrypt 0x00070904 Data 4 drv_chip_info.o(.data) + .data 0x00070908 Section 8 drv_uart.o(.data) + s_UartFcrReg 0x00070908 Data 4 drv_uart.o(.data) + uart_userData 0x0007090c Data 4 drv_uart.o(.data) + .data 0x00070910 Section 12 drv_wdg.o(.data) + sg_wdg_repeat 0x00070910 Data 1 drv_wdg.o(.data) + sg_wdg_cb 0x00070914 Data 8 drv_wdg.o(.data) + .data 0x0007091c Section 4 stdout.o(.data) + .data 0x00070920 Section 4 errno.o(.data) + _errno 0x00070920 Data 4 errno.o(.data) + .bss 0x00070924 Section 400 app_tp_transfer.o(.bss) + s_screen_read_buffer 0x00070924 Data 200 app_tp_transfer.o(.bss) + s_phone_read_buffer 0x000709ec Data 200 app_tp_transfer.o(.bss) + .bss 0x00070ab4 Section 192 hal_dsi_rx_ctrl.o(.bss) + g_rx_ctrl_handle 0x00070ab4 Data 192 hal_dsi_rx_ctrl.o(.bss) + .bss 0x00070b74 Section 72 hal_dsi_tx_ctrl.o(.bss) + g_tx_ctrl_handle 0x00070b74 Data 72 hal_dsi_tx_ctrl.o(.bss) + .bss 0x00070bbc Section 256 tau_log.o(.bss) + .bss 0x00070cbc Section 208 hal_uart.o(.bss) + .bss 0x00070d8c Section 28 drv_dma.o(.bss) + s_dma_handle 0x00070d8c Data 28 drv_dma.o(.bss) + .bss 0x00070da8 Section 64 drv_gpio.o(.bss) + s_gpio_cb 0x00070da8 Data 64 drv_gpio.o(.bss) + .bss 0x00070de8 Section 320 drv_i2c_dma.o(.bss) + i2c0_dma_slave_handle 0x00070de8 Data 160 drv_i2c_dma.o(.bss) + i2c1_dma_master_handle 0x00070e88 Data 160 drv_i2c_dma.o(.bss) + .bss 0x00070f28 Section 2392 hal_internal_vsync.o(.bss) + g_imm_buffer 0x00071760 Data 255 hal_internal_vsync.o(.bss) + sg_te_info 0x00071860 Data 12 hal_internal_vsync.o(.bss) + g_imm_packet 0x0007186c Data 20 hal_internal_vsync.o(.bss) + .bss 0x00071880 Section 4144 dcs_packet_fifo.o(.bss) + .bss 0x000728b0 Section 32 hal_spi_slave.o(.bss) + STACK 0x000728d0 Section 4096 startup_armcm0.o(STACK) + + Global Symbols + + Symbol Name Value Ov Type Size Object(Section) + + BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEJ$EBA8$MICROLIB$REQ8$PRES8$EABIv2 0x00000000 Number 0 anon$$obj.o ABSOLUTE + __ARM_use_no_argv 0x00000000 Number 0 main.o ABSOLUTE + _printf_a 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_c 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_charcount 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_d 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_e 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_f 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_flags 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_g 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_i 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_int_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_l 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ll 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lld 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lli 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llo 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llu 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llx 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_oct 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ls 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_mbtowc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_n 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_o 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_p 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_percent 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_pre_padding 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_return_value 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_s 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_sizespec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_str 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_signed 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_unsigned 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_u 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wctomb 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_widthprec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_x 0x00000000 Number 0 stubs.o ABSOLUTE + __cpp_initialize__aeabi_ - Undefined Weak Reference + __cxa_finalize - Undefined Weak Reference + _clock_init - Undefined Weak Reference + _microlib_exit - Undefined Weak Reference + __Vectors_Size 0x000000c0 Number 0 startup_armcm0.o ABSOLUTE + __Vectors 0x00010000 Data 4 startup_armcm0.o(RESET) + __Vectors_End 0x000100c0 Data 0 startup_armcm0.o(RESET) + __main 0x000100c1 Thumb Code 0 entry.o(.ARM.Collect$$$$00000000) + _main_stk 0x000100c1 Thumb Code 0 entry2.o(.ARM.Collect$$$$00000001) + _main_scatterload 0x000100c5 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + __main_after_scatterload 0x000100c9 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + _main_clock 0x000100c9 Thumb Code 0 entry7b.o(.ARM.Collect$$$$00000008) + _main_cpp_init 0x000100c9 Thumb Code 0 entry8b.o(.ARM.Collect$$$$0000000A) + _main_init 0x000100c9 Thumb Code 0 entry9a.o(.ARM.Collect$$$$0000000B) + __rt_final_cpp 0x000100d1 Thumb Code 0 entry10a.o(.ARM.Collect$$$$0000000D) + __rt_final_exit 0x000100d1 Thumb Code 0 entry11a.o(.ARM.Collect$$$$0000000F) + Reset_Handler 0x000100d5 Thumb Code 28 startup_armcm0.o(.text) + NMI_Handler 0x000100f1 Thumb Code 2 startup_armcm0.o(.text) + SVC_Handler 0x000100f5 Thumb Code 2 startup_armcm0.o(.text) + PendSV_Handler 0x000100f7 Thumb Code 2 startup_armcm0.o(.text) + OTP_IRQn_Handler 0x00010123 Thumb Code 2 startup_armcm0.o(.text) + PVD_IRQn_Handler 0x00010127 Thumb Code 2 startup_armcm0.o(.text) + __aeabi_uidiv 0x0001014d Thumb Code 0 uidiv.o(.text) + __aeabi_uidivmod 0x0001014d Thumb Code 44 uidiv.o(.text) + __aeabi_idiv 0x00010179 Thumb Code 0 idiv.o(.text) + __aeabi_idivmod 0x00010179 Thumb Code 40 idiv.o(.text) + __aeabi_memcpy 0x000101a1 Thumb Code 36 memcpya.o(.text) + __aeabi_memcpy4 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memcpy8 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memset 0x000101c5 Thumb Code 14 memseta.o(.text) + __aeabi_memset4 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memset8 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memclr 0x000101d3 Thumb Code 4 memseta.o(.text) + __aeabi_memclr4 0x000101d3 Thumb Code 0 memseta.o(.text) + __aeabi_memclr8 0x000101d3 Thumb Code 0 memseta.o(.text) + _memset$wrapper 0x000101d7 Thumb Code 18 memseta.o(.text) + __aeabi_fadd 0x000101e9 Thumb Code 162 fadd.o(.text) + __aeabi_fsub 0x0001028b Thumb Code 8 fadd.o(.text) + __aeabi_frsub 0x00010293 Thumb Code 8 fadd.o(.text) + __aeabi_fmul 0x0001029b Thumb Code 122 fmul.o(.text) + __aeabi_fdiv 0x00010315 Thumb Code 124 fdiv.o(.text) + __ARM_scalbnf 0x00010391 Thumb Code 24 fscalb.o(.text) + scalbnf 0x00010391 Thumb Code 0 fscalb.o(.text) + __aeabi_dadd 0x000103a9 Thumb Code 328 dadd.o(.text) + __aeabi_dsub 0x000104f1 Thumb Code 12 dadd.o(.text) + __aeabi_drsub 0x000104fd Thumb Code 12 dadd.o(.text) + __aeabi_dmul 0x0001050d Thumb Code 202 dmul.o(.text) + __aeabi_ddiv 0x000105dd Thumb Code 234 ddiv.o(.text) + __aeabi_i2f 0x000106cd Thumb Code 22 fflti.o(.text) + __aeabi_ui2f 0x000106e3 Thumb Code 14 ffltui.o(.text) + __aeabi_ui2d 0x000106f1 Thumb Code 24 dfltui.o(.text) + __aeabi_f2iz 0x0001070d Thumb Code 50 ffixi.o(.text) + __aeabi_f2uiz 0x0001073f Thumb Code 40 ffixui.o(.text) + __aeabi_d2iz 0x00010769 Thumb Code 62 dfixi.o(.text) + __aeabi_d2uiz 0x000107b1 Thumb Code 50 dfixui.o(.text) + __aeabi_f2d 0x000107ed Thumb Code 40 f2d.o(.text) + __aeabi_cdcmpeq 0x00010815 Thumb Code 0 cdcmple.o(.text) + __aeabi_cdcmple 0x00010815 Thumb Code 38 cdcmple.o(.text) + __aeabi_cfrcmple 0x0001083d Thumb Code 20 cfrcmple.o(.text) + __aeabi_uldivmod 0x00010851 Thumb Code 96 uldiv.o(.text) + __aeabi_llsl 0x000108b1 Thumb Code 32 llshl.o(.text) + _ll_shift_l 0x000108b1 Thumb Code 0 llshl.o(.text) + __aeabi_llsr 0x000108d1 Thumb Code 34 llushr.o(.text) + _ll_ushift_r 0x000108d1 Thumb Code 0 llushr.o(.text) + __aeabi_lasr 0x000108f3 Thumb Code 38 llsshr.o(.text) + _ll_sshift_r 0x000108f3 Thumb Code 0 llsshr.o(.text) + __I$use$fp 0x00010919 Thumb Code 0 iusefp.o(.text) + _float_round 0x00010919 Thumb Code 16 fepilogue.o(.text) + _float_epilogue 0x00010929 Thumb Code 114 fepilogue.o(.text) + _double_round 0x0001099b Thumb Code 26 depilogue.o(.text) + _double_epilogue 0x000109b5 Thumb Code 164 depilogue.o(.text) + _dsqrt 0x00010a59 Thumb Code 162 dsqrt.o(.text) + __aeabi_d2ulz 0x00010afd Thumb Code 54 dfixul.o(.text) + __aeabi_cdrcmple 0x00010b3d Thumb Code 38 cdrcmple.o(.text) + __scatterload 0x00010b65 Thumb Code 28 init.o(.text) + __scatterload_rt2 0x00010b65 Thumb Code 0 init.o(.text) + __decompress 0x00010b89 Thumb Code 0 __dczerorl2.o(.text) + __decompress1 0x00010b89 Thumb Code 86 __dczerorl2.o(.text) + ADC_IRQn_Handler 0x00010be1 Thumb Code 18 irq_redirect .o(i.ADC_IRQn_Handler) + AP_NRESET_IRQn_Handler 0x00010bf9 Thumb Code 18 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + DMA_IRQn_Handler 0x00010c11 Thumb Code 14 irq_redirect .o(i.DMA_IRQn_Handler) + EXTI_INT0_IRQn_Handler 0x00010c25 Thumb Code 22 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + EXTI_INT1_IRQn_Handler 0x00010c41 Thumb Code 22 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + EXTI_INT2_IRQn_Handler 0x00010c5d Thumb Code 22 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + EXTI_INT3_IRQn_Handler 0x00010c79 Thumb Code 22 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + EXTI_INT4_IRQn_Handler 0x00010c95 Thumb Code 22 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + EXTI_INT5_IRQn_Handler 0x00010cb1 Thumb Code 22 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + EXTI_INT6_IRQn_Handler 0x00010ccd Thumb Code 22 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + EXTI_INT7_IRQn_Handler 0x00010ce9 Thumb Code 22 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + FLSCTRL_IRQn_Handler 0x00010d05 Thumb Code 14 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + Gpio_swire_output 0x00010d19 Thumb Code 80 ap_demo.o(i.Gpio_swire_output) + HardFault_Handler 0x00010d69 Thumb Code 14 irq_redirect .o(i.HardFault_Handler) + I2C0_IRQn_Handler 0x00010d7d Thumb Code 18 irq_redirect .o(i.I2C0_IRQn_Handler) + I2C1_IRQn_Handler 0x00010d95 Thumb Code 18 irq_redirect .o(i.I2C1_IRQn_Handler) + LCDC_IRQn_Handler 0x00010dad Thumb Code 18 irq_redirect .o(i.LCDC_IRQn_Handler) + LOG_printf 0x00010dc5 Thumb Code 30 tau_log.o(i.LOG_printf) + MEMC_IRQn_Handler 0x00010ded Thumb Code 18 irq_redirect .o(i.MEMC_IRQn_Handler) + MIPI_RX_IRQn_Handler 0x00010e05 Thumb Code 18 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + MIPI_TX_IRQn_Handler 0x00010e1d Thumb Code 18 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + PWMDET_IRQn_Handler 0x00010e35 Thumb Code 22 irq_redirect .o(i.PWMDET_IRQn_Handler) + PWM_Task 0x00010e51 Thumb Code 60 ap_demo.o(i.PWM_Task) + S20_Start_init 0x00010eb1 Thumb Code 268 app_tp_transfer.o(i.S20_Start_init) + SPIM_IRQn_Handler 0x00010fe1 Thumb Code 22 irq_redirect .o(i.SPIM_IRQn_Handler) + UART_DisableDma 0x00010ffd Thumb Code 2 drv_uart.o(i.UART_DisableDma) + __scatterload_null 0x00010fff Thumb Code 2 handlers.o(i.__scatterload_null) + s_RAM_CK 0x00011000 Data 20 drv_common.o(.ARM.__at_0x11000) + SPIS_IRQn_Handler 0x00011015 Thumb Code 22 irq_redirect .o(i.SPIS_IRQn_Handler) + SWIRE_IRQn_Handler 0x00011031 Thumb Code 22 irq_redirect .o(i.SWIRE_IRQn_Handler) + SysTick_Handler 0x0001104d Thumb Code 18 irq_redirect .o(i.SysTick_Handler) + TIMER0_IRQn_Handler 0x00011065 Thumb Code 18 irq_redirect .o(i.TIMER0_IRQn_Handler) + TIMER1_IRQn_Handler 0x0001107d Thumb Code 18 irq_redirect .o(i.TIMER1_IRQn_Handler) + TIMER2_IRQn_Handler 0x00011095 Thumb Code 18 irq_redirect .o(i.TIMER2_IRQn_Handler) + TIMER3_IRQn_Handler 0x000110ad Thumb Code 18 irq_redirect .o(i.TIMER3_IRQn_Handler) + UART0_IRQ_Handle 0x000110c5 Thumb Code 20 drv_uart.o(i.UART0_IRQ_Handle) + UART_GetInstance 0x000110e1 Thumb Code 4 drv_uart.o(i.UART_GetInstance) + UART_IRQn_Handler 0x000110e5 Thumb Code 18 irq_redirect .o(i.UART_IRQn_Handler) + UART_ResetRxFIFO 0x000110fd Thumb Code 32 drv_uart.o(i.UART_ResetRxFIFO) + UART_SetBaudRate 0x00011121 Thumb Code 72 drv_uart.o(i.UART_SetBaudRate) + UART_SwitchSCLK 0x00011169 Thumb Code 26 drv_uart.o(i.UART_SwitchSCLK) + UART_TransferHandleIRQ 0x00011183 Thumb Code 308 drv_uart.o(i.UART_TransferHandleIRQ) + UART_WriteBlocking 0x000112b7 Thumb Code 26 drv_uart.o(i.UART_WriteBlocking) + UART_init 0x000112d1 Thumb Code 182 drv_uart.o(i.UART_init) + VIDC_IRQn_Handler 0x0001138d Thumb Code 18 irq_redirect .o(i.VIDC_IRQn_Handler) + VPRE_IRQn_Handler 0x000113a5 Thumb Code 18 irq_redirect .o(i.VPRE_IRQn_Handler) + WDG_IRQn_Handler 0x000113bd Thumb Code 18 irq_redirect .o(i.WDG_IRQn_Handler) + __0printf 0x000113d5 Thumb Code 24 printfa.o(i.__0printf) + __1printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + __2printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + __c89printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + __0vsprintf 0x000113f5 Thumb Code 30 printfa.o(i.__0vsprintf) + __1vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + __2vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + __c89vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + __ARM_clz 0x00011419 Thumb Code 46 depilogue.o(i.__ARM_clz) + __ARM_common_switch8 0x00011447 Thumb Code 26 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + __scatterload_copy 0x00011525 Thumb Code 14 handlers.o(i.__scatterload_copy) + __scatterload_zeroinit 0x00011533 Thumb Code 14 handlers.o(i.__scatterload_zeroinit) + __set_errno 0x00011541 Thumb Code 6 errno.o(i.__set_errno) + ap_demo 0x0001267d Thumb Code 354 ap_demo.o(i.ap_demo) + ap_tp_calibration 0x00012c41 Thumb Code 172 app_tp_transfer.o(i.ap_tp_calibration) + app_ADC_IRQn_Handler 0x00012d09 Thumb Code 22 drv_rxbr.o(i.app_ADC_IRQn_Handler) + app_AP_NRESET_IRQn_Handler 0x00012d25 Thumb Code 32 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + app_EXTI_INT0_IRQn_Handler 0x00012d49 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + app_EXTI_INT1_IRQn_Handler 0x00012d65 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + app_EXTI_INT2_IRQn_Handler 0x00012d81 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + app_EXTI_INT3_IRQn_Handler 0x00012d9d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + app_EXTI_INT4_IRQn_Handler 0x00012db9 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + app_EXTI_INT5_IRQn_Handler 0x00012dd5 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + app_EXTI_INT6_IRQn_Handler 0x00012df1 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + app_EXTI_INT7_IRQn_Handler 0x00012e0d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + app_HardFault_Handler 0x00012e29 Thumb Code 12 drv_common.o(i.app_HardFault_Handler) + app_I2C0_IRQn_Handler 0x00012e71 Thumb Code 8 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + app_I2C1_IRQn_Handler 0x00012e81 Thumb Code 8 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + app_LCDC_IRQn_Handler 0x00012e91 Thumb Code 98 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + app_MEMC_IRQn_Handler 0x00012f71 Thumb Code 132 drv_memc.o(i.app_MEMC_IRQn_Handler) + app_MIPI_RX_IRQn_Handler 0x00012ff9 Thumb Code 232 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + app_MIPI_TX_IRQn_Handler 0x00013291 Thumb Code 56 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + app_PWMDET_IRQn_Handler 0x00013331 Thumb Code 62 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + app_SPIM_IRQn_Handler 0x00013379 Thumb Code 34 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + app_SPIS_IRQn_Handler 0x000133a9 Thumb Code 500 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + app_SWIRE_IRQn_Handler 0x000135a9 Thumb Code 28 drv_swire.o(i.app_SWIRE_IRQn_Handler) + app_SysTick_Handler 0x000135c9 Thumb Code 20 drv_common.o(i.app_SysTick_Handler) + app_TIMER0_IRQn_Handler 0x000135e1 Thumb Code 10 drv_timer.o(i.app_TIMER0_IRQn_Handler) + app_TIMER1_IRQn_Handler 0x000135eb Thumb Code 10 drv_timer.o(i.app_TIMER1_IRQn_Handler) + app_TIMER2_IRQn_Handler 0x000135f5 Thumb Code 10 drv_timer.o(i.app_TIMER2_IRQn_Handler) + app_TIMER3_IRQn_Handler 0x000135ff Thumb Code 10 drv_timer.o(i.app_TIMER3_IRQn_Handler) + app_UART_IRQn_Handler 0x00013609 Thumb Code 8 drv_uart.o(i.app_UART_IRQn_Handler) + app_VIDC_IRQn_Handler 0x00013611 Thumb Code 22 drv_vidc.o(i.app_VIDC_IRQn_Handler) + app_VPRE_IRQn_Handler 0x0001362d Thumb Code 22 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + app_WDG_IRQn_Handler 0x00013649 Thumb Code 52 drv_wdg.o(i.app_WDG_IRQn_Handler) + app_dma_irq_handler 0x00013681 Thumb Code 10 drv_dma.o(i.app_dma_irq_handler) + app_fls_ctrl_Handler 0x00013691 Thumb Code 38 norflash.o(i.app_fls_ctrl_Handler) + app_tp_I2C_init 0x000136c1 Thumb Code 26 app_tp_transfer.o(i.app_tp_I2C_init) + app_tp_calibration_exec 0x000136e5 Thumb Code 44 ap_demo.o(i.app_tp_calibration_exec) + app_tp_init 0x0001375d Thumb Code 66 app_tp_transfer.o(i.app_tp_init) + app_tp_m_transfer_complate 0x000137e1 Thumb Code 8 app_tp_transfer.o(i.app_tp_m_transfer_complate) + app_tp_phone_analysis_data 0x000137f9 Thumb Code 820 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + app_tp_phone_clear_reset_on 0x00013b61 Thumb Code 8 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + app_tp_s_read 0x00013b6d Thumb Code 16 app_tp_transfer.o(i.app_tp_s_read) + app_tp_s_write 0x00013b7d Thumb Code 16 app_tp_transfer.o(i.app_tp_s_write) + app_tp_screen_analysis_int 0x00013b8d Thumb Code 710 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + app_tp_screen_init 0x00013e5d Thumb Code 46 app_tp_transfer.o(i.app_tp_screen_init) + app_tp_transfer_screen_int 0x00013f5d Thumb Code 324 app_tp_transfer.o(i.app_tp_transfer_screen_int) + app_tp_transfer_screen_start 0x000140c5 Thumb Code 24 app_tp_transfer.o(i.app_tp_transfer_screen_start) + board_Init 0x000140e9 Thumb Code 30 board.o(i.board_Init) + ceil 0x00014519 Thumb Code 180 ceil.o(i.ceil) + dcs_packet_fifo_alloc 0x0001469d Thumb Code 80 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + dcs_packet_fifo_init 0x000146f5 Thumb Code 18 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + dcs_packet_free_fifo_header 0x0001470d Thumb Code 60 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + dcs_packet_get_fifo_header 0x00014751 Thumb Code 26 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + delayMs 0x00014791 Thumb Code 24 tau_delay.o(i.delayMs) + delayUs 0x000147a9 Thumb Code 34 tau_delay.o(i.delayUs) + drv_ap_rst_trig_edge_detect 0x000147cd Thumb Code 46 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + drv_chip_info_get_info 0x00014805 Thumb Code 6 drv_chip_info.o(i.drv_chip_info_get_info) + drv_chip_info_init 0x00014811 Thumb Code 56 drv_chip_info.o(i.drv_chip_info_init) + drv_chip_rx_info_check 0x00014851 Thumb Code 122 drv_chip_info.o(i.drv_chip_rx_info_check) + drv_chip_rx_init_done 0x00014919 Thumb Code 16 drv_chip_info.o(i.drv_chip_rx_init_done) + drv_common_enable_systick 0x0001492d Thumb Code 70 drv_common.o(i.drv_common_enable_systick) + drv_common_system_init 0x00014985 Thumb Code 8 drv_common.o(i.drv_common_system_init) + drv_crgu_config_reset_modules 0x0001498d Thumb Code 10 drv_crgu.o(i.drv_crgu_config_reset_modules) + drv_crgu_set_ahb_pre_div 0x0001499d Thumb Code 14 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + drv_crgu_set_ahb_src 0x000149b1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_ahb_src) + drv_crgu_set_clock 0x000149c5 Thumb Code 26 drv_crgu.o(i.drv_crgu_set_clock) + drv_crgu_set_dpi_mux_src 0x000149e5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + drv_crgu_set_dpi_pre_div 0x000149f9 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + drv_crgu_set_dpi_pre_src 0x00014a11 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + drv_crgu_set_dsc_core_div 0x00014a25 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + drv_crgu_set_dsco_src 0x00014a39 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src) + drv_crgu_set_dsco_src_div 0x00014a4d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + drv_crgu_set_fb_div 0x00014a61 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_div) + drv_crgu_set_fb_src 0x00014a75 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_src) + drv_crgu_set_lcdc_div 0x00014a89 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_div) + drv_crgu_set_lcdc_src 0x00014a9d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_src) + drv_crgu_set_mipi_cfg_src 0x00014ab1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + drv_crgu_set_mipi_ref_src 0x00014ac5 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + drv_crgu_set_reset 0x00014add Thumb Code 20 drv_crgu.o(i.drv_crgu_set_reset) + drv_crgu_set_rxbr_div 0x00014af5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_div) + drv_crgu_set_rxbr_src 0x00014b09 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_src) + drv_crgu_set_vidc_src 0x00014b1d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_vidc_src) + drv_dma_clear_flag 0x00014b31 Thumb Code 24 drv_dma.o(i.drv_dma_clear_flag) + drv_dma_create_handle 0x00014b49 Thumb Code 22 drv_dma.o(i.drv_dma_create_handle) + drv_dma_disenable_channel 0x00014b65 Thumb Code 16 drv_dma.o(i.drv_dma_disenable_channel) + drv_dma_enable_channel 0x00014b75 Thumb Code 16 drv_dma.o(i.drv_dma_enable_channel) + drv_dma_enable_channel_interrupts 0x00014b85 Thumb Code 32 drv_dma.o(i.drv_dma_enable_channel_interrupts) + drv_dma_get_channel_flag 0x00014ba9 Thumb Code 12 drv_dma.o(i.drv_dma_get_channel_flag) + drv_dma_irq_handler 0x00014bb5 Thumb Code 138 drv_dma.o(i.drv_dma_irq_handler) + drv_dma_prepar_transfer 0x00014c45 Thumb Code 18 drv_dma.o(i.drv_dma_prepar_transfer) + drv_dma_set_burst 0x00014c57 Thumb Code 26 drv_dma.o(i.drv_dma_set_burst) + drv_dma_set_callback 0x00014c71 Thumb Code 6 drv_dma.o(i.drv_dma_set_callback) + drv_dma_set_transfer 0x00014c79 Thumb Code 62 drv_dma.o(i.drv_dma_set_transfer) + drv_dsc_dec_convert_pps_rc_parameter 0x00014cbd Thumb Code 54 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + drv_dsc_dec_disable 0x00014cf3 Thumb Code 12 drv_dsc_dec.o(i.drv_dsc_dec_disable) + drv_dsc_dec_enable 0x00014d01 Thumb Code 88 drv_dsc_dec.o(i.drv_dsc_dec_enable) + drv_dsc_dec_get_nslc 0x00014d75 Thumb Code 10 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + drv_dsc_dec_set_u8_pps 0x00014d7f Thumb Code 40 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + drv_dsi_rx_calc_ipi_tx_delay 0x00014da9 Thumb Code 244 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + drv_dsi_rx_enable_irq 0x00014ead Thumb Code 58 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + drv_dsi_rx_get_compression_en 0x00014f59 Thumb Code 8 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + drv_dsi_rx_get_max_ret_size 0x00014f61 Thumb Code 6 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + drv_dsi_rx_power_up 0x00014f67 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + drv_dsi_rx_set_ctrl_cfg 0x00014f75 Thumb Code 32 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + drv_dsi_rx_set_ddi_cfg 0x00014f95 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + drv_dsi_rx_set_inten 0x00014fa5 Thumb Code 4 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + drv_dsi_rx_set_ipi_cfg 0x00014fa9 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + drv_dsi_rx_set_lane_swap 0x00014fb9 Thumb Code 70 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + drv_dsi_rx_set_resp_cnt 0x00014fff Thumb Code 38 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + drv_dsi_rx_set_up_phy 0x00015025 Thumb Code 258 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + drv_dsi_rx_shut_down 0x00015131 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + drv_dsi_tx_command_header 0x0001513f Thumb Code 20 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + drv_dsi_tx_command_mode_cfg 0x00015153 Thumb Code 108 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + drv_dsi_tx_command_put_payload 0x000151bf Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + drv_dsi_tx_config_eotp 0x000151c3 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + drv_dsi_tx_config_int 0x000151db Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + drv_dsi_tx_dpi_lpcmd_time 0x000151e3 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + drv_dsi_tx_dpi_mode 0x000151eb Thumb Code 10 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + drv_dsi_tx_dpi_polarity 0x000151f5 Thumb Code 36 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + drv_dsi_tx_edpi_cmd_size 0x00015219 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + drv_dsi_tx_get_cmd_status 0x0001521d Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + drv_dsi_tx_mode 0x00015221 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_mode) + drv_dsi_tx_phy_clock_lane_auto_lp 0x00015225 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + drv_dsi_tx_phy_clock_lane_req_hs 0x0001523d Thumb Code 26 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + drv_dsi_tx_phy_lane_mode 0x00015257 Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + drv_dsi_tx_phy_status_ready 0x00015263 Thumb Code 100 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + drv_dsi_tx_phy_status_stopstate 0x000152c7 Thumb Code 62 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + drv_dsi_tx_phy_test_setup 0x00015305 Thumb Code 268 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + drv_dsi_tx_phy_time_cfg 0x00015411 Thumb Code 30 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + drv_dsi_tx_powerup 0x0001542f Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + drv_dsi_tx_response_mode 0x00015437 Thumb Code 28 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + drv_dsi_tx_set_bta_ack 0x00015453 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + drv_dsi_tx_set_esc_div 0x0001546b Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + drv_dsi_tx_set_int 0x00015479 Thumb Code 46 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + drv_dsi_tx_set_time_out_div 0x000154ad Thumb Code 16 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + drv_dsi_tx_set_video_chunk 0x000154bd Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + drv_dsi_tx_set_video_timing 0x000154c5 Thumb Code 34 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + drv_dsi_tx_shutdown 0x000154e7 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + drv_dsi_tx_timeout_cfg 0x000154ef Thumb Code 38 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + drv_dsi_tx_video_mode_cfg 0x00015515 Thumb Code 170 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + drv_dsi_tx_video_mode_disable_hact_cmd 0x000155bf Thumb Code 22 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + drv_dsi_tx_video_mode_set_lp_cmd 0x000155d5 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + drv_efuse_enter_inactive 0x000155ed Thumb Code 32 drv_efuse.o(i.drv_efuse_enter_inactive) + drv_efuse_int_enable 0x0001560d Thumb Code 12 drv_efuse.o(i.drv_efuse_int_enable) + drv_efuse_read 0x00015619 Thumb Code 50 drv_efuse.o(i.drv_efuse_read) + drv_efuse_read_req 0x0001564b Thumb Code 24 drv_efuse.o(i.drv_efuse_read_req) + drv_gpio_get_input_data 0x00015665 Thumb Code 20 drv_gpio.o(i.drv_gpio_get_input_data) + drv_gpio_register_ap_reset_callback 0x0001567d Thumb Code 6 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + drv_gpio_register_callback 0x00015689 Thumb Code 14 drv_gpio.o(i.drv_gpio_register_callback) + drv_gpio_set_int 0x0001569d Thumb Code 62 drv_gpio.o(i.drv_gpio_set_int) + drv_gpio_set_ioe 0x000156e1 Thumb Code 26 drv_gpio.o(i.drv_gpio_set_ioe) + drv_gpio_set_mode0 0x00015701 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode0) + drv_gpio_set_mode1 0x00015711 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode1) + drv_gpio_set_mode2 0x00015721 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode2) + drv_gpio_set_mode3 0x00015731 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode3) + drv_gpio_set_pull_state 0x00015761 Thumb Code 298 drv_gpio.o(i.drv_gpio_set_pull_state) + drv_i2c_dma_init 0x000158c5 Thumb Code 146 drv_i2c_dma.o(i.drv_i2c_dma_init) + drv_i2c_enable_rx_dma 0x00015971 Thumb Code 26 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + drv_i2c_enable_tx_dma 0x0001598b Thumb Code 24 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + drv_i2c_m_clear_it_pending_bit 0x000159a5 Thumb Code 86 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + drv_i2c_m_enable 0x00015a05 Thumb Code 10 drv_i2c_master.o(i.drv_i2c_m_enable) + drv_i2c_m_enable_intr 0x00015a15 Thumb Code 42 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + drv_i2c_m_set_callback 0x00015a4d Thumb Code 6 drv_i2c_master.o(i.drv_i2c_m_set_callback) + drv_i2c_master_init 0x00015a59 Thumb Code 118 drv_i2c_master.o(i.drv_i2c_master_init) + drv_i2c_master_read_dma 0x00015ae5 Thumb Code 82 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + drv_i2c_master_write_dma 0x00015b41 Thumb Code 50 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + drv_i2c_s_clear_it_pending_bit 0x00015bad Thumb Code 84 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + drv_i2c_s_enable_intr 0x00015c09 Thumb Code 40 drv_i2c_slave.o(i.drv_i2c_s_enable_intr) + drv_i2c_s_get_fifo_status 0x00015c3d Thumb Code 22 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + drv_i2c_s_set_callback 0x00015c59 Thumb Code 6 drv_i2c_slave.o(i.drv_i2c_s_set_callback) + drv_i2c_s_write_data 0x00015c65 Thumb Code 26 drv_i2c_slave.o(i.drv_i2c_s_write_data) + drv_i2c_set_dma_irq_callback 0x00015c85 Thumb Code 68 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + drv_i2c_slave_init 0x00015cdd Thumb Code 60 drv_i2c_slave.o(i.drv_i2c_slave_init) + drv_i2c_slave_write_dma 0x00015d21 Thumb Code 18 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + drv_lcdc_config_bypass 0x00015d3d Thumb Code 24 drv_lcdc.o(i.drv_lcdc_config_bypass) + drv_lcdc_config_ccm 0x00015d55 Thumb Code 48 drv_lcdc.o(i.drv_lcdc_config_ccm) + drv_lcdc_config_disp_mode 0x00015d85 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + drv_lcdc_config_dpi_polarity 0x00015d9b Thumb Code 36 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + drv_lcdc_config_dpi_timing 0x00015dbf Thumb Code 38 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + drv_lcdc_config_edpi_mode 0x00015de5 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + drv_lcdc_config_endianness 0x00015dfb Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_endianness) + drv_lcdc_config_input_size 0x00015e11 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_input_size) + drv_lcdc_config_int 0x00015e1d Thumb Code 30 drv_lcdc.o(i.drv_lcdc_config_int) + drv_lcdc_config_int_single 0x00015e3b Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_int_single) + drv_lcdc_config_overwrite 0x00015e5d Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_overwrite) + drv_lcdc_config_overwrite_rgb 0x00015e7f Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + drv_lcdc_config_partial_display_area 0x00015e8b Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + drv_lcdc_config_partial_display_enable 0x00015ea5 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + drv_lcdc_config_scale_up_coef 0x00015ec7 Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + drv_lcdc_config_scale_up_step 0x00015ee1 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + drv_lcdc_config_src_parameter 0x00015eed Thumb Code 76 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + drv_lcdc_config_thresh 0x00015f39 Thumb Code 6 drv_lcdc.o(i.drv_lcdc_config_thresh) + drv_lcdc_ctrl_flow 0x00015f3f Thumb Code 18 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + drv_lcdc_enable_shadow_reg 0x00015f51 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + drv_lcdc_set_int 0x00015f71 Thumb Code 46 drv_lcdc.o(i.drv_lcdc_set_int) + drv_lcdc_set_video_hw_mode 0x00015fa5 Thumb Code 20 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + drv_lcdc_start 0x00015fb9 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_start) + drv_memc_clear_status 0x00015fd9 Thumb Code 12 drv_memc.o(i.drv_memc_clear_status) + drv_memc_enable_irq 0x00015fe5 Thumb Code 58 drv_memc.o(i.drv_memc_enable_irq) + drv_memc_gen_a_tear_signal 0x00016025 Thumb Code 12 drv_memc.o(i.drv_memc_gen_a_tear_signal) + drv_memc_get_status 0x00016031 Thumb Code 18 drv_memc.o(i.drv_memc_get_status) + drv_memc_rate_transfer_sel 0x00016043 Thumb Code 16 drv_memc.o(i.drv_memc_rate_transfer_sel) + drv_memc_sel_vsync 0x00016053 Thumb Code 14 drv_memc.o(i.drv_memc_sel_vsync) + drv_memc_set_active_height 0x00016061 Thumb Code 14 drv_memc.o(i.drv_memc_set_active_height) + drv_memc_set_data_mode 0x00016075 Thumb Code 12 drv_memc.o(i.drv_memc_set_data_mode) + drv_memc_set_double_buffer 0x00016081 Thumb Code 16 drv_memc.o(i.drv_memc_set_double_buffer) + drv_memc_set_double_buffer_reverse 0x00016091 Thumb Code 18 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + drv_memc_set_fs_en_conditions 0x000160a3 Thumb Code 16 drv_memc.o(i.drv_memc_set_fs_en_conditions) + drv_memc_set_inten 0x000160b3 Thumb Code 20 drv_memc.o(i.drv_memc_set_inten) + drv_memc_set_lcdc_st_conditions 0x000160c9 Thumb Code 18 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + drv_memc_set_ltpo_mode 0x000160e1 Thumb Code 26 drv_memc.o(i.drv_memc_set_ltpo_mode) + drv_memc_set_tear_mode 0x000160fb Thumb Code 14 drv_memc.o(i.drv_memc_set_tear_mode) + drv_memc_set_tear_waveform 0x00016109 Thumb Code 34 drv_memc.o(i.drv_memc_set_tear_waveform) + drv_memc_set_vidc_sync_cnt 0x00016131 Thumb Code 14 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + drv_param_init_get_ccm 0x00016141 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_ccm) + drv_param_init_get_scld_filter_h 0x00016149 Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + drv_param_init_get_scld_filter_v 0x0001615d Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + drv_param_init_get_sclu_filter 0x00016171 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_sclu_filter) + drv_param_init_set_ccm 0x00016179 Thumb Code 14 drv_param_init.o(i.drv_param_init_set_ccm) + drv_param_p2r_filter_init 0x0001618d Thumb Code 30 drv_param_init.o(i.drv_param_p2r_filter_init) + drv_phy_enable_calibration 0x000161b1 Thumb Code 12 drv_phy_common.o(i.drv_phy_enable_calibration) + drv_phy_get_calibration 0x000161c1 Thumb Code 50 drv_phy_common.o(i.drv_phy_get_calibration) + drv_phy_get_pll_para 0x000161fd Thumb Code 88 drv_phy_common.o(i.drv_phy_get_pll_para) + drv_phy_get_rate_para 0x0001625d Thumb Code 76 drv_phy_common.o(i.drv_phy_get_rate_para) + drv_phy_test_clear 0x000162b1 Thumb Code 16 drv_phy_common.o(i.drv_phy_test_clear) + drv_phy_test_lock 0x000162c1 Thumb Code 24 drv_phy_common.o(i.drv_phy_test_lock) + drv_phy_test_write_1_byte 0x000162d9 Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_1_byte) + drv_phy_test_write_2_byte 0x000162f9 Thumb Code 38 drv_phy_common.o(i.drv_phy_test_write_2_byte) + drv_phy_test_write_code 0x0001631f Thumb Code 30 drv_phy_common.o(i.drv_phy_test_write_code) + drv_pwm_out_enable 0x0001635d Thumb Code 26 drv_pwm.o(i.drv_pwm_out_enable) + drv_pwm_out_set_control 0x0001637d Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_control) + drv_pwm_out_set_period 0x00016389 Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_period) + drv_pwm_out_set_threshold 0x00016395 Thumb Code 8 drv_pwm.o(i.drv_pwm_out_set_threshold) + drv_pwr_set_cp_mode 0x000163a1 Thumb Code 26 drv_pwr.o(i.drv_pwr_set_cp_mode) + drv_pwr_set_pvd_mode 0x000163c1 Thumb Code 18 drv_pwr.o(i.drv_pwr_set_pvd_mode) + drv_pwr_set_system_clk_src 0x000163d9 Thumb Code 44 drv_pwr.o(i.drv_pwr_set_system_clk_src) + drv_rxbr_clear_pkt_buffer 0x00016457 Thumb Code 10 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + drv_rxbr_clear_status0 0x00016461 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_clear_status0) + drv_rxbr_enable_irq 0x00016465 Thumb Code 90 drv_rxbr.o(i.drv_rxbr_enable_irq) + drv_rxbr_frame_drop_cfg 0x000164c1 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + drv_rxbr_get_clk 0x000164d5 Thumb Code 44 drv_rxbr.o(i.drv_rxbr_get_clk) + drv_rxbr_get_col_addr 0x00016511 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_col_addr) + drv_rxbr_get_page_addr 0x00016527 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_page_addr) + drv_rxbr_hline_rcv0_cfg 0x0001653d Thumb Code 12 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + drv_rxbr_hline_rcv_cfg 0x00016549 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + drv_rxbr_register_irq0_callback 0x00016551 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + drv_rxbr_register_irq1_callback 0x0001655d Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + drv_rxbr_set_ack_pkt_header 0x00016569 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + drv_rxbr_set_cmd_filter 0x0001657d Thumb Code 204 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + drv_rxbr_set_color_format 0x00016649 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_color_format) + drv_rxbr_set_inten 0x0001665d Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_inten) + drv_rxbr_set_ltpo_drop_th 0x00016671 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + drv_rxbr_set_usr_cfg 0x00016681 Thumb Code 38 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + drv_rxbr_set_usr_col 0x000166a7 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_col) + drv_rxbr_set_usr_row 0x000166af Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_row) + drv_spi_m_read_data 0x000166b9 Thumb Code 28 drv_spi_master.o(i.drv_spi_m_read_data) + drv_swire_enable 0x000166d9 Thumb Code 24 drv_swire.o(i.drv_swire_enable) + drv_swire_set_int 0x000166f5 Thumb Code 64 drv_swire.o(i.drv_swire_set_int) + drv_swire_set_power_down 0x0001673d Thumb Code 24 drv_swire.o(i.drv_swire_set_power_down) + drv_sys_cfg_clear_all_int 0x00016759 Thumb Code 8 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + drv_sys_cfg_clear_pending 0x00016765 Thumb Code 32 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + drv_sys_cfg_sel_ap_rst_lvl_trig 0x0001678d Thumb Code 18 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + drv_sys_cfg_sel_ap_rst_trig 0x000167a5 Thumb Code 22 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + drv_sys_cfg_sel_gpio_group 0x000167c1 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + drv_sys_cfg_sel_int_trig 0x000167e5 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + drv_sys_cfg_set_dma_rx_req 0x00016809 Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + drv_sys_cfg_set_dma_tx_req 0x00016819 Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + drv_sys_cfg_set_int 0x00016829 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + drv_timer_enable 0x00016867 Thumb Code 32 drv_timer.o(i.drv_timer_enable) + drv_timer_get_instance 0x00016889 Thumb Code 10 drv_timer.o(i.drv_timer_get_instance) + drv_timer_get_prescaler 0x00016899 Thumb Code 12 drv_timer.o(i.drv_timer_get_prescaler) + drv_timer_register_callback 0x000168e5 Thumb Code 14 drv_timer.o(i.drv_timer_register_callback) + drv_timer_set_compare_val 0x000168f9 Thumb Code 16 drv_timer.o(i.drv_timer_set_compare_val) + drv_timer_set_int 0x00016909 Thumb Code 68 drv_timer.o(i.drv_timer_set_int) + drv_timer_set_prescaler 0x00016951 Thumb Code 36 drv_timer.o(i.drv_timer_set_prescaler) + drv_timer_set_repeat 0x00016979 Thumb Code 12 drv_timer.o(i.drv_timer_set_repeat) + drv_tx_phy_test_enter 0x00016993 Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + drv_tx_phy_test_exit 0x000169af Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + drv_vidc_clear_irq 0x00016a01 Thumb Code 8 drv_vidc.o(i.drv_vidc_clear_irq) + drv_vidc_enable 0x00016a09 Thumb Code 24 drv_vidc.o(i.drv_vidc_enable) + drv_vidc_enable_irq 0x00016a21 Thumb Code 58 drv_vidc.o(i.drv_vidc_enable_irq) + drv_vidc_get_irq_status 0x00016a61 Thumb Code 18 drv_vidc.o(i.drv_vidc_get_irq_status) + drv_vidc_init_module_enable 0x00016a75 Thumb Code 36 drv_vidc.o(i.drv_vidc_init_module_enable) + drv_vidc_register_callback 0x00016a9d Thumb Code 6 drv_vidc.o(i.drv_vidc_register_callback) + drv_vidc_reset 0x00016aa9 Thumb Code 6 drv_vidc.o(i.drv_vidc_reset) + drv_vidc_set_dst_parameter 0x00016aaf Thumb Code 60 drv_vidc.o(i.drv_vidc_set_dst_parameter) + drv_vidc_set_irqen 0x00016aeb Thumb Code 20 drv_vidc.o(i.drv_vidc_set_irqen) + drv_vidc_set_mirror 0x00016aff Thumb Code 16 drv_vidc.o(i.drv_vidc_set_mirror) + drv_vidc_set_p2r_hcoef0 0x00016b0f Thumb Code 8 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + drv_vidc_set_p2r_hinitb 0x00016b17 Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + drv_vidc_set_p2r_hinitr 0x00016b3d Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + drv_vidc_set_pentile_swap 0x00016b65 Thumb Code 18 drv_vidc.o(i.drv_vidc_set_pentile_swap) + drv_vidc_set_pu_ctrl 0x00016b7d Thumb Code 10 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + drv_vidc_set_rotation 0x00016b87 Thumb Code 16 drv_vidc.o(i.drv_vidc_set_rotation) + drv_vidc_set_scld_hcoef0 0x00016b97 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + drv_vidc_set_scld_hcoef1 0x00016ba1 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + drv_vidc_set_scld_step 0x00016bab Thumb Code 18 drv_vidc.o(i.drv_vidc_set_scld_step) + drv_vidc_set_scld_vcoef0 0x00016bbd Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + drv_vidc_set_scld_vcoef1 0x00016bc7 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + drv_vidc_set_src_parameter 0x00016bd1 Thumb Code 22 drv_vidc.o(i.drv_vidc_set_src_parameter) + drv_wdg_clear_counter 0x00016be9 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_counter) + drv_wdg_set_int 0x00016c19 Thumb Code 48 drv_wdg.o(i.drv_wdg_set_int) + fls_clr_interrupt_flag 0x00016c4d Thumb Code 10 drv_fls.o(i.fls_clr_interrupt_flag) + fputc 0x00016c57 Thumb Code 20 tau_log.o(i.fputc) + hal_dsi_rx_ctrl_create_handle 0x00016c6d Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + hal_dsi_rx_ctrl_deinit 0x00016c9d Thumb Code 148 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + hal_dsi_rx_ctrl_dsc_async_handler 0x00016d39 Thumb Code 120 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016dbd Thumb Code 32 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + hal_dsi_rx_ctrl_get_max_ret_size 0x00016de5 Thumb Code 30 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + hal_dsi_rx_ctrl_init 0x00016e0d Thumb Code 88 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + hal_dsi_rx_ctrl_pre_init_pps 0x00017509 Thumb Code 24 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) + hal_dsi_rx_ctrl_send_ack_cmd 0x00017525 Thumb Code 212 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + hal_dsi_rx_ctrl_set_cus_esc_clk 0x00017615 Thumb Code 34 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) + hal_dsi_rx_ctrl_set_cus_sync_line 0x00017641 Thumb Code 44 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + hal_dsi_rx_ctrl_set_hw_tear_mode 0x00017675 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + hal_dsi_rx_ctrl_set_sw_tear_mode 0x00017755 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + hal_dsi_rx_ctrl_start 0x00017789 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + hal_dsi_rx_ctrl_stop 0x000177c5 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + hal_dsi_rx_ctrl_toggle_resolution 0x00017801 Thumb Code 28 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + hal_dsi_tx_ctrl_create_handle 0x00017eb5 Thumb Code 34 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + hal_dsi_tx_ctrl_deinit 0x00017ee1 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017f29 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017f75 Thumb Code 32 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + hal_dsi_tx_ctrl_init 0x00017f9d Thumb Code 188 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + hal_dsi_tx_ctrl_panel_reset_pin 0x00018085 Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + hal_dsi_tx_ctrl_set_ccm 0x00018091 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + hal_dsi_tx_ctrl_set_overwrite_rgb 0x000180b1 Thumb Code 16 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + hal_dsi_tx_ctrl_set_partial_disp 0x000180c5 Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + hal_dsi_tx_ctrl_set_partial_disp_area 0x000180d5 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + hal_dsi_tx_ctrl_start 0x000180f9 Thumb Code 94 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + hal_dsi_tx_ctrl_stop 0x00018165 Thumb Code 54 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + hal_dsi_tx_ctrl_write_array_cmd 0x000181a9 Thumb Code 210 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + hal_dsi_tx_ctrl_write_cmd 0x00018281 Thumb Code 172 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + hal_gpio_ctrl_eint 0x00018515 Thumb Code 18 hal_gpio.o(i.hal_gpio_ctrl_eint) + hal_gpio_get_input_data 0x0001852d Thumb Code 18 hal_gpio.o(i.hal_gpio_get_input_data) + hal_gpio_init_eint 0x00018541 Thumb Code 58 hal_gpio.o(i.hal_gpio_init_eint) + hal_gpio_init_input 0x00018581 Thumb Code 28 hal_gpio.o(i.hal_gpio_init_input) + hal_gpio_init_output 0x000185a1 Thumb Code 34 hal_gpio.o(i.hal_gpio_init_output) + hal_gpio_reg_eint_cb 0x000185c9 Thumb Code 20 hal_gpio.o(i.hal_gpio_reg_eint_cb) + hal_gpio_set_ap_reset_int 0x000185e1 Thumb Code 76 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + hal_gpio_set_mode 0x00018631 Thumb Code 90 hal_gpio.o(i.hal_gpio_set_mode) + hal_gpio_set_output_data 0x00018691 Thumb Code 8 hal_gpio.o(i.hal_gpio_set_output_data) + hal_gpio_set_pull_state 0x00018699 Thumb Code 26 hal_gpio.o(i.hal_gpio_set_pull_state) + hal_i2c_m_dma_init 0x000186b9 Thumb Code 92 hal_i2c_master.o(i.hal_i2c_m_dma_init) + hal_i2c_m_dma_read 0x00018725 Thumb Code 26 hal_i2c_master.o(i.hal_i2c_m_dma_read) + hal_i2c_m_dma_write 0x00018745 Thumb Code 24 hal_i2c_master.o(i.hal_i2c_m_dma_write) + hal_i2c_m_transfer_complate 0x00018761 Thumb Code 6 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + hal_i2c_s_dma_write 0x0001879d Thumb Code 46 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + hal_i2c_s_init 0x000187d5 Thumb Code 86 hal_i2c_slave.o(i.hal_i2c_s_init) + hal_i2c_s_nonblocking_read 0x00018841 Thumb Code 14 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + hal_i2c_s_set_transfer 0x00018855 Thumb Code 6 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + hal_internal_init_memc 0x000189ad Thumb Code 146 hal_internal_vsync.o(i.hal_internal_init_memc) + hal_internal_sync_get_fb_setting 0x00018a91 Thumb Code 12 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + hal_internal_sync_input_resolution_change 0x00018aa1 Thumb Code 418 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + hal_internal_vsync_deinit 0x00018cb5 Thumb Code 24 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + hal_internal_vsync_get_rx_state 0x00018cd1 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + hal_internal_vsync_get_sync_line 0x00018cdd Thumb Code 18 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + hal_internal_vsync_get_tx_state 0x00018cf5 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + hal_internal_vsync_init_rx 0x00018d01 Thumb Code 220 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + hal_internal_vsync_init_tx 0x00018dfd Thumb Code 172 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + hal_internal_vsync_set_auto_hw_filter 0x00018ead Thumb Code 222 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + hal_internal_vsync_set_rx_state 0x00018fc9 Thumb Code 16 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + hal_internal_vsync_set_sync_line 0x00018fdd Thumb Code 22 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + hal_internal_vsync_set_tear_mode 0x00018ff9 Thumb Code 64 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + hal_internal_vsync_set_tx_state 0x00019041 Thumb Code 54 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + hal_pwm_out_config_all 0x00019465 Thumb Code 100 hal_pwm.o(i.hal_pwm_out_config_all) + hal_pwm_out_init 0x000194cd Thumb Code 12 hal_pwm.o(i.hal_pwm_out_init) + hal_spi_m_clear_rxfifo 0x000194d9 Thumb Code 14 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + hal_swire_deinit 0x000194e7 Thumb Code 18 hal_swire.o(i.hal_swire_deinit) + hal_swire_open 0x000194f9 Thumb Code 22 hal_swire.o(i.hal_swire_open) + hal_system_enable_systick 0x0001950f Thumb Code 8 hal_system.o(i.hal_system_enable_systick) + hal_system_init 0x00019519 Thumb Code 104 hal_system.o(i.hal_system_init) + hal_system_init_console 0x000195a1 Thumb Code 28 hal_system.o(i.hal_system_init_console) + hal_system_set_phy_calibration 0x000195bd Thumb Code 8 hal_system.o(i.hal_system_set_phy_calibration) + hal_system_set_pvd 0x000195c5 Thumb Code 8 hal_system.o(i.hal_system_set_pvd) + hal_system_set_vcc 0x000195cd Thumb Code 8 hal_system.o(i.hal_system_set_vcc) + hal_timer_deinit 0x000195d5 Thumb Code 46 hal_timer.o(i.hal_timer_deinit) + hal_timer_init 0x00019603 Thumb Code 26 hal_timer.o(i.hal_timer_init) + hal_timer_start 0x0001961d Thumb Code 66 hal_timer.o(i.hal_timer_start) + hal_timer_stop 0x00019665 Thumb Code 40 hal_timer.o(i.hal_timer_stop) + hal_uart_init 0x0001968d Thumb Code 126 hal_uart.o(i.hal_uart_init) + hal_uart_transmit_blocking 0x00019719 Thumb Code 12 hal_uart.o(i.hal_uart_transmit_blocking) + handle_init 0x00019729 Thumb Code 140 irq_redirect .o(i.handle_init) + main 0x0001996d Thumb Code 16 main.o(i.main) + sqrt 0x0001a62d Thumb Code 66 sqrt.o(i.sqrt) + translate_data 0x0001a675 Thumb Code 1734 ap_demo.o(i.translate_data) + panel_init_code 0x0001b154 Data 9160 ap_demo.o(.constdata) + phone_data_21 0x0001d66e Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_55 0x0001d66f Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_85_0 0x0001d670 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_92_1 0x0001d671 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_1 0x0001d672 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_2 0x0001d673 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_3 0x0001d674 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_4 0x0001d675 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_52 0x0001d676 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_92_3 0x0001d679 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_A3 0x0001d67c Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A4 0x0001d680 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A5 0x0001d684 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_AF 0x0001d688 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_F1 0x0001d68c Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_22 0x0001d690 Data 5 app_tp_for_custom_s8.o(.constdata) + phone_data_92_2 0x0001d695 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_1 0x0001d69b Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_2 0x0001d6a1 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_3 0x0001d6a7 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_4 0x0001d6ad Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_60_1 0x0001d6b3 Data 16 app_tp_for_custom_s8.o(.constdata) + phone_data_23 0x0001d6c3 Data 11 app_tp_for_custom_s8.o(.constdata) + phone_data_85_2 0x0001d6ce Data 28 app_tp_for_custom_s8.o(.constdata) + phone_data_90 0x0001d6ea Data 10 app_tp_for_custom_s8.o(.constdata) + phone_data_72_3 0x0001d6f4 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_5 0x0001dbbc Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_13 0x0001e084 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_75_1 0x0001e54c Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_00 0x0001e7b8 Data 660 app_tp_for_custom_s8.o(.constdata) + phone_data_75_FF 0x0001ea4c Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_3 0x0001eb6c Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_6 0x0001edd8 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_7 0x0001f044 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_08 0x0001f2b0 Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_11 0x0001f3d0 Data 620 app_tp_for_custom_s8.o(.constdata) + sleep_on 0x0001f63c Data 16 app_tp_for_custom_s8.o(.constdata) + screen_reg_start_data_size 0x0001f64c Data 1 app_tp_for_custom_s8.o(.constdata) + Region$$Table$$Base 0x0001f95c Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x0001f98c Number 0 anon$$obj.o(Region$$Table) + g_fun_handle 0x00070100 Data 192 irq_redirect .o(.ARM.__AT_0x00070100) + phone_start_flag 0x000701de Data 1 ap_demo.o(.data) + phone_DisplayOFF_count 0x000701e0 Data 2 ap_demo.o(.data) + phone_DisplayOFF_flag 0x000701e2 Data 1 ap_demo.o(.data) + value_reg_b1 0x000701e8 Data 2 ap_demo.o(.data) + value_reg_ca 0x000701ea Data 2 ap_demo.o(.data) + value_reg_ca_bak 0x000701f8 Data 2 ap_demo.o(.data) + value_reg_b1_bak 0x000701fa Data 2 ap_demo.o(.data) + panel_mode 0x000701fc Data 1 ap_demo.o(.data) + panel_r 0x000701fe Data 2 ap_demo.o(.data) + panel_g 0x00070200 Data 2 ap_demo.o(.data) + panel_b 0x00070202 Data 2 ap_demo.o(.data) + read_point 0x00070208 Data 1 app_tp_transfer.o(.data) + s_screen_number 0x00070209 Data 2 app_tp_transfer.o(.data) + s_screen_temp 0x0007020b Data 2 app_tp_transfer.o(.data) + s_screen_init_complate 0x00070211 Data 1 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data1 0x00070213 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data2 0x00070216 Data 6 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data3 0x0007021c Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data4 0x0007021f Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data5 0x00070222 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data6 0x00070225 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data7 0x00070228 Data 5 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data8 0x0007022d Data 6 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data9 0x00070233 Data 2 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data10 0x00070235 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data2 0x00070238 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data3 0x0007023b Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data4 0x0007023e Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data5 0x00070242 Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data6 0x00070246 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data7 0x00070249 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data8 0x0007024c Data 3 app_tp_transfer.o(.data) + phone_data_E4 0x0007027c Data 1 app_tp_for_custom_s8.o(.data) + tp_flag 0x0007027d Data 1 app_tp_for_custom_s8.o(.data) + g_phone_output_int_pad 0x0007027e Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_in 0x0007027f Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_count 0x00070280 Data 1 app_tp_for_custom_s8.o(.data) + sleep_double_EN 0x00070281 Data 1 app_tp_for_custom_s8.o(.data) + Flag_EA_EN 0x00070282 Data 1 app_tp_for_custom_s8.o(.data) + Flag_touch_count 0x00070283 Data 1 app_tp_for_custom_s8.o(.data) + touchnum_bak 0x00070284 Data 1 app_tp_for_custom_s8.o(.data) + Flag_blacklight_EN 0x00070285 Data 1 app_tp_for_custom_s8.o(.data) + phone_data_B1 0x0007028e Data 2 app_tp_for_custom_s8.o(.data) + phone_data_30 0x00070290 Data 2 app_tp_for_custom_s8.o(.data) + phone_reg_coord_back 0x0007029a Data 200 app_tp_for_custom_s8.o(.data) + g_screen_input_rst_pad 0x00070362 Data 1 app_tp_for_custom_s8.o(.data) + g_screen_input_int_pad 0x00070363 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_1 0x00070364 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_2 0x00070365 Data 3 app_tp_for_custom_s8.o(.data) + screen_data_write_3 0x00070368 Data 5 app_tp_for_custom_s8.o(.data) + screen_reg_int_data 0x00070370 Data 48 app_tp_for_custom_s8.o(.data) + g_fls_w_cmd 0x000703a0 Data 1 norflash.o(.data) + g_fls_r_cmd 0x000703a1 Data 1 norflash.o(.data) + g_fls_write_en_status 0x000703a2 Data 1 norflash.o(.data) + isFlsTransferEnd 0x000703a3 Data 1 norflash.o(.data) + isFlsFifoReq 0x000703a4 Data 1 norflash.o(.data) + isNandWriteCompleted 0x000703a5 Data 1 norflash.o(.data) + isNandReadCompleted 0x000703a6 Data 1 norflash.o(.data) + g_fls_error_info 0x000703ac Data 6 norflash.o(.data) + g_systick_cb_func 0x000703b8 Data 4 drv_common.o(.data) + g_system_clock 0x000703bc Data 4 drv_common.o(.data) + tx_byte_num 0x000703d4 Data 4 drv_i2c_slave.o(.data) + g_scld_fhd_filter_h 0x000703d8 Data 256 drv_param_init.o(.data) + g_scld_fhd_filter_v 0x000704d8 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_h 0x000705d8 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_v 0x000706d8 Data 256 drv_param_init.o(.data) + g_sclu_lanczos_filter 0x000707d8 Data 128 drv_param_init.o(.data) + g_ccm_setting 0x00070858 Data 36 drv_param_init.o(.data) + g_int_rxbr_irq0_cb_func 0x000708ec Data 4 drv_rxbr.o(.data) + g_int_rxbr_irq1_cb_func 0x000708f0 Data 4 drv_rxbr.o(.data) + g_int_vidc_cb_func 0x000708f4 Data 4 drv_vidc.o(.data) + __stdout 0x0007091c Data 4 stdout.o(.data) + string 0x00070bbc Data 256 tau_log.o(.bss) + hal_dmahandle 0x00070cbc Data 160 hal_uart.o(.bss) + hal_uarthandle_dma 0x00070d5c Data 32 hal_uart.o(.bss) + hal_uart_handle_global 0x00070d7c Data 16 hal_uart.o(.bss) + g_vsync_hande 0x00070f28 Data 56 hal_internal_vsync.o(.bss) + g_dcs_execute_table 0x00070f60 Data 2048 hal_internal_vsync.o(.bss) + g_packet_fifo 0x00071880 Data 4144 dcs_packet_fifo.o(.bss) + g_spis_ctrl_handle 0x000728b0 Data 32 hal_spi_slave.o(.bss) + __stack_limit 0x000728d0 Data 0 startup_armcm0.o(STACK) + __initial_sp 0x000738d0 Data 0 startup_armcm0.o(STACK) + + + +============================================================================== + +Memory Map of the image + + Image Entry point : 0x000100c1 + + Load Region LR_IROM2 (Base: 0x00010000, Size: 0x000100e0, Max: 0x00010000, ABSOLUTE, COMPRESSED[0x0000fd80]) + + Execution Region ER_IROM2 (Exec base: 0x00010000, Load base: 0x00010000, Size: 0x0000f98c, Max: 0x00010000, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00010000 0x00010000 0x000000c0 Data RO 461 RESET startup_armcm0.o + 0x000100c0 0x000100c0 0x00000000 Code RO 2636 * .ARM.Collect$$$$00000000 mc_p.l(entry.o) + 0x000100c0 0x000100c0 0x00000004 Code RO 2946 .ARM.Collect$$$$00000001 mc_p.l(entry2.o) + 0x000100c4 0x000100c4 0x00000004 Code RO 2949 .ARM.Collect$$$$00000004 mc_p.l(entry5.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2951 .ARM.Collect$$$$00000008 mc_p.l(entry7b.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2953 .ARM.Collect$$$$0000000A mc_p.l(entry8b.o) + 0x000100c8 0x000100c8 0x00000008 Code RO 2954 .ARM.Collect$$$$0000000B mc_p.l(entry9a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2956 .ARM.Collect$$$$0000000D mc_p.l(entry10a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2958 .ARM.Collect$$$$0000000F mc_p.l(entry11a.o) + 0x000100d0 0x000100d0 0x00000004 Code RO 2947 .ARM.Collect$$$$00002712 mc_p.l(entry2.o) + 0x000100d4 0x000100d4 0x00000078 Code RO 462 .text startup_armcm0.o + 0x0001014c 0x0001014c 0x0000002c Code RO 2639 .text mc_p.l(uidiv.o) + 0x00010178 0x00010178 0x00000028 Code RO 2641 .text mc_p.l(idiv.o) + 0x000101a0 0x000101a0 0x00000024 Code RO 2643 .text mc_p.l(memcpya.o) + 0x000101c4 0x000101c4 0x00000024 Code RO 2645 .text mc_p.l(memseta.o) + 0x000101e8 0x000101e8 0x000000b2 Code RO 2910 .text mf_p.l(fadd.o) + 0x0001029a 0x0001029a 0x0000007a Code RO 2912 .text mf_p.l(fmul.o) + 0x00010314 0x00010314 0x0000007c Code RO 2914 .text mf_p.l(fdiv.o) + 0x00010390 0x00010390 0x00000018 Code RO 2916 .text mf_p.l(fscalb.o) + 0x000103a8 0x000103a8 0x00000164 Code RO 2918 .text mf_p.l(dadd.o) + 0x0001050c 0x0001050c 0x000000d0 Code RO 2920 .text mf_p.l(dmul.o) + 0x000105dc 0x000105dc 0x000000f0 Code RO 2922 .text mf_p.l(ddiv.o) + 0x000106cc 0x000106cc 0x00000016 Code RO 2924 .text mf_p.l(fflti.o) + 0x000106e2 0x000106e2 0x0000000e Code RO 2926 .text mf_p.l(ffltui.o) + 0x000106f0 0x000106f0 0x0000001c Code RO 2930 .text mf_p.l(dfltui.o) + 0x0001070c 0x0001070c 0x00000032 Code RO 2932 .text mf_p.l(ffixi.o) + 0x0001073e 0x0001073e 0x00000028 Code RO 2934 .text mf_p.l(ffixui.o) + 0x00010766 0x00010766 0x00000002 PAD + 0x00010768 0x00010768 0x00000048 Code RO 2936 .text mf_p.l(dfixi.o) + 0x000107b0 0x000107b0 0x0000003c Code RO 2938 .text mf_p.l(dfixui.o) + 0x000107ec 0x000107ec 0x00000028 Code RO 2940 .text mf_p.l(f2d.o) + 0x00010814 0x00010814 0x00000028 Code RO 2942 .text mf_p.l(cdcmple.o) + 0x0001083c 0x0001083c 0x00000014 Code RO 2944 .text mf_p.l(cfrcmple.o) + 0x00010850 0x00010850 0x00000060 Code RO 2961 .text mc_p.l(uldiv.o) + 0x000108b0 0x000108b0 0x00000020 Code RO 2963 .text mc_p.l(llshl.o) + 0x000108d0 0x000108d0 0x00000022 Code RO 2965 .text mc_p.l(llushr.o) + 0x000108f2 0x000108f2 0x00000026 Code RO 2967 .text mc_p.l(llsshr.o) + 0x00010918 0x00010918 0x00000000 Code RO 2976 .text mc_p.l(iusefp.o) + 0x00010918 0x00010918 0x00000082 Code RO 2977 .text mf_p.l(fepilogue.o) + 0x0001099a 0x0001099a 0x000000be Code RO 2979 .text mf_p.l(depilogue.o) + 0x00010a58 0x00010a58 0x000000a2 Code RO 2983 .text mf_p.l(dsqrt.o) + 0x00010afa 0x00010afa 0x00000002 PAD + 0x00010afc 0x00010afc 0x00000040 Code RO 2985 .text mf_p.l(dfixul.o) + 0x00010b3c 0x00010b3c 0x00000028 Code RO 2987 .text mf_p.l(cdrcmple.o) + 0x00010b64 0x00010b64 0x00000024 Code RO 2989 .text mc_p.l(init.o) + 0x00010b88 0x00010b88 0x00000056 Code RO 2999 .text mc_p.l(__dczerorl2.o) + 0x00010bde 0x00010bde 0x00000002 PAD + 0x00010be0 0x00010be0 0x00000018 Code RO 2270 i.ADC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010bf8 0x00010bf8 0x00000018 Code RO 2271 i.AP_NRESET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c10 0x00010c10 0x00000014 Code RO 2272 i.DMA_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c24 0x00010c24 0x0000001c Code RO 2273 i.EXTI_INT0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c40 0x00010c40 0x0000001c Code RO 2274 i.EXTI_INT1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c5c 0x00010c5c 0x0000001c Code RO 2275 i.EXTI_INT2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c78 0x00010c78 0x0000001c Code RO 2276 i.EXTI_INT3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c94 0x00010c94 0x0000001c Code RO 2277 i.EXTI_INT4_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010cb0 0x00010cb0 0x0000001c Code RO 2278 i.EXTI_INT5_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ccc 0x00010ccc 0x0000001c Code RO 2279 i.EXTI_INT6_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ce8 0x00010ce8 0x0000001c Code RO 2280 i.EXTI_INT7_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d04 0x00010d04 0x00000014 Code RO 2281 i.FLSCTRL_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d18 0x00010d18 0x00000050 Code RO 99 i.Gpio_swire_output ap_demo.o + 0x00010d68 0x00010d68 0x00000014 Code RO 2282 i.HardFault_Handler CVWL368.lib(irq_redirect .o) + 0x00010d7c 0x00010d7c 0x00000018 Code RO 2283 i.I2C0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d94 0x00010d94 0x00000018 Code RO 2284 i.I2C1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dac 0x00010dac 0x00000018 Code RO 2285 i.LCDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dc4 0x00010dc4 0x00000028 Code RO 893 i.LOG_printf CVWL368.lib(tau_log.o) + 0x00010dec 0x00010dec 0x00000018 Code RO 2286 i.MEMC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e04 0x00010e04 0x00000018 Code RO 2287 i.MIPI_RX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e1c 0x00010e1c 0x00000018 Code RO 2288 i.MIPI_TX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e34 0x00010e34 0x0000001c Code RO 2289 i.PWMDET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e50 0x00010e50 0x00000044 Code RO 100 i.PWM_Task ap_demo.o + 0x00010e94 0x00010e94 0x0000001a Code RO 101 i.PWM_init ap_demo.o + 0x00010eae 0x00010eae 0x00000002 PAD + 0x00010eb0 0x00010eb0 0x00000130 Code RO 289 i.S20_Start_init app_tp_transfer.o + 0x00010fe0 0x00010fe0 0x0000001c Code RO 2290 i.SPIM_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ffc 0x00010ffc 0x00000002 Code RO 2496 i.UART_DisableDma CVWL368.lib(drv_uart.o) + 0x00010ffe 0x00010ffe 0x00000002 Code RO 2994 i.__scatterload_null mc_p.l(handlers.o) + 0x00011000 0x00011000 0x00000014 Data RO 1147 .ARM.__at_0x11000 CVWL368.lib(drv_common.o) + 0x00011014 0x00011014 0x0000001c Code RO 2291 i.SPIS_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011030 0x00011030 0x0000001c Code RO 2292 i.SWIRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001104c 0x0001104c 0x00000018 Code RO 2293 i.SysTick_Handler CVWL368.lib(irq_redirect .o) + 0x00011064 0x00011064 0x00000018 Code RO 2294 i.TIMER0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001107c 0x0001107c 0x00000018 Code RO 2295 i.TIMER1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011094 0x00011094 0x00000018 Code RO 2296 i.TIMER2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110ac 0x000110ac 0x00000018 Code RO 2297 i.TIMER3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110c4 0x000110c4 0x0000001c Code RO 2492 i.UART0_IRQ_Handle CVWL368.lib(drv_uart.o) + 0x000110e0 0x000110e0 0x00000004 Code RO 2502 i.UART_GetInstance CVWL368.lib(drv_uart.o) + 0x000110e4 0x000110e4 0x00000018 Code RO 2298 i.UART_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110fc 0x000110fc 0x00000024 Code RO 2510 i.UART_ResetRxFIFO CVWL368.lib(drv_uart.o) + 0x00011120 0x00011120 0x00000048 Code RO 2513 i.UART_SetBaudRate CVWL368.lib(drv_uart.o) + 0x00011168 0x00011168 0x0000001a Code RO 2514 i.UART_SwitchSCLK CVWL368.lib(drv_uart.o) + 0x00011182 0x00011182 0x00000134 Code RO 2516 i.UART_TransferHandleIRQ CVWL368.lib(drv_uart.o) + 0x000112b6 0x000112b6 0x0000001a Code RO 2518 i.UART_WriteBlocking CVWL368.lib(drv_uart.o) + 0x000112d0 0x000112d0 0x000000bc Code RO 2519 i.UART_init CVWL368.lib(drv_uart.o) + 0x0001138c 0x0001138c 0x00000018 Code RO 2299 i.VIDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113a4 0x000113a4 0x00000018 Code RO 2300 i.VPRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113bc 0x000113bc 0x00000018 Code RO 2301 i.WDG_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113d4 0x000113d4 0x00000020 Code RO 2882 i.__0printf mc_p.l(printfa.o) + 0x000113f4 0x000113f4 0x00000024 Code RO 2888 i.__0vsprintf mc_p.l(printfa.o) + 0x00011418 0x00011418 0x0000002e Code RO 2981 i.__ARM_clz mf_p.l(depilogue.o) + 0x00011446 0x00011446 0x0000001a Code RO 555 i.__ARM_common_switch8 CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00011460 0x00011460 0x00000018 Code RO 1465 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_master.o) + 0x00011478 0x00011478 0x00000018 Code RO 1500 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_slave.o) + 0x00011490 0x00011490 0x00000018 Code RO 1636 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_spi_master.o) + 0x000114a8 0x000114a8 0x00000020 Code RO 2124 i.__NVIC_DisableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114c8 0x000114c8 0x00000018 Code RO 2125 i.__NVIC_EnableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114e0 0x000114e0 0x00000044 Code RO 2398 i.__NVIC_SetPriority CVWL368.lib(hal_spi_slave.o) + 0x00011524 0x00011524 0x0000000e Code RO 2993 i.__scatterload_copy mc_p.l(handlers.o) + 0x00011532 0x00011532 0x0000000e Code RO 2995 i.__scatterload_zeroinit mc_p.l(handlers.o) + 0x00011540 0x00011540 0x0000000c Code RO 2971 i.__set_errno mc_p.l(errno.o) + 0x0001154c 0x0001154c 0x00000174 Code RO 2889 i._fp_digits mc_p.l(printfa.o) + 0x000116c0 0x000116c0 0x000006ec Code RO 2890 i._printf_core mc_p.l(printfa.o) + 0x00011dac 0x00011dac 0x00000020 Code RO 2891 i._printf_post_padding mc_p.l(printfa.o) + 0x00011dcc 0x00011dcc 0x0000002c Code RO 2892 i._printf_pre_padding mc_p.l(printfa.o) + 0x00011df8 0x00011df8 0x0000000a Code RO 2894 i._sputc mc_p.l(printfa.o) + 0x00011e02 0x00011e02 0x00000002 PAD + 0x00011e04 0x00011e04 0x00000878 Code RO 102 i.ap_dcs_read ap_demo.o + 0x0001267c 0x0001267c 0x00000218 Code RO 103 i.ap_demo ap_demo.o + 0x00012894 0x00012894 0x00000050 Code RO 104 i.ap_get_reg_ca ap_demo.o + 0x000128e4 0x000128e4 0x00000100 Code RO 105 i.ap_get_reg_df ap_demo.o + 0x000129e4 0x000129e4 0x00000084 Code RO 106 i.ap_reset_cb ap_demo.o + 0x00012a68 0x00012a68 0x00000050 Code RO 107 i.ap_set_backlight ap_demo.o + 0x00012ab8 0x00012ab8 0x00000048 Code RO 108 i.ap_set_display_off ap_demo.o + 0x00012b00 0x00012b00 0x00000038 Code RO 109 i.ap_set_display_on ap_demo.o + 0x00012b38 0x00012b38 0x00000098 Code RO 110 i.ap_set_enter_sleep_mode ap_demo.o + 0x00012bd0 0x00012bd0 0x00000048 Code RO 111 i.ap_set_exit_sleep_mode ap_demo.o + 0x00012c18 0x00012c18 0x00000028 Code RO 112 i.ap_set_tp_calibration_04 ap_demo.o + 0x00012c40 0x00012c40 0x000000c8 Code RO 290 i.ap_tp_calibration app_tp_transfer.o + 0x00012d08 0x00012d08 0x0000001c Code RO 2126 i.app_ADC_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00012d24 0x00012d24 0x00000024 Code RO 1389 i.app_AP_NRESET_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d48 0x00012d48 0x0000001c Code RO 1390 i.app_EXTI_INT0_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d64 0x00012d64 0x0000001c Code RO 1391 i.app_EXTI_INT1_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d80 0x00012d80 0x0000001c Code RO 1392 i.app_EXTI_INT2_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d9c 0x00012d9c 0x0000001c Code RO 1393 i.app_EXTI_INT3_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012db8 0x00012db8 0x0000001c Code RO 1394 i.app_EXTI_INT4_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012dd4 0x00012dd4 0x0000001c Code RO 1395 i.app_EXTI_INT5_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012df0 0x00012df0 0x0000001c Code RO 1396 i.app_EXTI_INT6_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012e0c 0x00012e0c 0x0000001c Code RO 1397 i.app_EXTI_INT7_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012e28 0x00012e28 0x00000048 Code RO 1139 i.app_HardFault_Handler CVWL368.lib(drv_common.o) + 0x00012e70 0x00012e70 0x00000010 Code RO 1501 i.app_I2C0_IRQn_Handler CVWL368.lib(drv_i2c_slave.o) + 0x00012e80 0x00012e80 0x00000010 Code RO 1466 i.app_I2C1_IRQn_Handler CVWL368.lib(drv_i2c_master.o) + 0x00012e90 0x00012e90 0x000000e0 Code RO 1754 i.app_LCDC_IRQn_Handler CVWL368.lib(hal_internal_vsync.o) + 0x00012f70 0x00012f70 0x00000088 Code RO 2068 i.app_MEMC_IRQn_Handler CVWL368.lib(drv_memc.o) + 0x00012ff8 0x00012ff8 0x00000298 Code RO 1840 i.app_MIPI_RX_IRQn_Handler CVWL368.lib(drv_dsi_rx.o) + 0x00013290 0x00013290 0x000000a0 Code RO 1896 i.app_MIPI_TX_IRQn_Handler CVWL368.lib(drv_dsi_tx.o) + 0x00013330 0x00013330 0x00000048 Code RO 1559 i.app_PWMDET_IRQn_Handler CVWL368.lib(drv_pwm.o) + 0x00013378 0x00013378 0x00000030 Code RO 1637 i.app_SPIM_IRQn_Handler CVWL368.lib(drv_spi_master.o) + 0x000133a8 0x000133a8 0x00000200 Code RO 2399 i.app_SPIS_IRQn_Handler CVWL368.lib(hal_spi_slave.o) + 0x000135a8 0x000135a8 0x00000020 Code RO 1669 i.app_SWIRE_IRQn_Handler CVWL368.lib(drv_swire.o) + 0x000135c8 0x000135c8 0x00000018 Code RO 1140 i.app_SysTick_Handler CVWL368.lib(drv_common.o) + 0x000135e0 0x000135e0 0x0000000a Code RO 1719 i.app_TIMER0_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000135ea 0x000135ea 0x0000000a Code RO 1720 i.app_TIMER1_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000135f4 0x000135f4 0x0000000a Code RO 1721 i.app_TIMER2_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000135fe 0x000135fe 0x0000000a Code RO 1722 i.app_TIMER3_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x00013608 0x00013608 0x00000008 Code RO 2520 i.app_UART_IRQn_Handler CVWL368.lib(drv_uart.o) + 0x00013610 0x00013610 0x0000001c Code RO 2191 i.app_VIDC_IRQn_Handler CVWL368.lib(drv_vidc.o) + 0x0001362c 0x0001362c 0x0000001c Code RO 2127 i.app_VPRE_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00013648 0x00013648 0x00000038 Code RO 2579 i.app_WDG_IRQn_Handler CVWL368.lib(drv_wdg.o) + 0x00013680 0x00013680 0x00000010 Code RO 1251 i.app_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00013690 0x00013690 0x00000030 Code RO 1055 i.app_fls_ctrl_Handler CVWL368.lib(norflash.o) + 0x000136c0 0x000136c0 0x00000024 Code RO 291 i.app_tp_I2C_init app_tp_transfer.o + 0x000136e4 0x000136e4 0x00000068 Code RO 113 i.app_tp_calibration_exec ap_demo.o + 0x0001374c 0x0001374c 0x0000000e Code RO 292 i.app_tp_i2cs_callback app_tp_transfer.o + 0x0001375a 0x0001375a 0x00000002 PAD + 0x0001375c 0x0001375c 0x00000054 Code RO 293 i.app_tp_init app_tp_transfer.o + 0x000137b0 0x000137b0 0x00000030 Code RO 294 i.app_tp_m_read app_tp_transfer.o + 0x000137e0 0x000137e0 0x00000008 Code RO 295 i.app_tp_m_transfer_complate app_tp_transfer.o + 0x000137e8 0x000137e8 0x00000010 Code RO 296 i.app_tp_m_write app_tp_transfer.o + 0x000137f8 0x000137f8 0x00000368 Code RO 904 i.app_tp_phone_analysis_data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00013b60 0x00013b60 0x0000000c Code RO 297 i.app_tp_phone_clear_reset_on app_tp_transfer.o + 0x00013b6c 0x00013b6c 0x00000010 Code RO 299 i.app_tp_s_read app_tp_transfer.o + 0x00013b7c 0x00013b7c 0x00000010 Code RO 301 i.app_tp_s_write app_tp_transfer.o + 0x00013b8c 0x00013b8c 0x000002d0 Code RO 906 i.app_tp_screen_analysis_int CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00013e5c 0x00013e5c 0x00000034 Code RO 302 i.app_tp_screen_init app_tp_transfer.o + 0x00013e90 0x00013e90 0x0000000c Code RO 303 i.app_tp_screen_int_callback app_tp_transfer.o + 0x00013e9c 0x00013e9c 0x00000040 Code RO 304 i.app_tp_screen_int_init app_tp_transfer.o + 0x00013edc 0x00013edc 0x00000004 Code RO 305 i.app_tp_screen_int_lvl_low app_tp_transfer.o + 0x00013ee0 0x00013ee0 0x00000034 Code RO 306 i.app_tp_transfer_phone app_tp_transfer.o + 0x00013f14 0x00013f14 0x00000048 Code RO 307 i.app_tp_transfer_screen_const app_tp_transfer.o + 0x00013f5c 0x00013f5c 0x00000168 Code RO 308 i.app_tp_transfer_screen_int app_tp_transfer.o + 0x000140c4 0x000140c4 0x00000024 Code RO 309 i.app_tp_transfer_screen_start app_tp_transfer.o + 0x000140e8 0x000140e8 0x00000024 Code RO 441 i.board_Init board.o + 0x0001410c 0x0001410c 0x0000040c Code RO 1755 i.calc_framebuffer_setting CVWL368.lib(hal_internal_vsync.o) + 0x00014518 0x00014518 0x000000c8 Code RO 2625 i.ceil m_ps.l(ceil.o) + 0x000145e0 0x000145e0 0x0000002c Code RO 1756 i.check_mipi_rx_tx_video_info CVWL368.lib(hal_internal_vsync.o) + 0x0001460c 0x0001460c 0x00000090 Code RO 1757 i.check_pkt_buf_rev CVWL368.lib(hal_internal_vsync.o) + 0x0001469c 0x0001469c 0x00000058 Code RO 1827 i.dcs_packet_fifo_alloc CVWL368.lib(dcs_packet_fifo.o) + 0x000146f4 0x000146f4 0x00000018 Code RO 1828 i.dcs_packet_fifo_init CVWL368.lib(dcs_packet_fifo.o) + 0x0001470c 0x0001470c 0x00000044 Code RO 1829 i.dcs_packet_free_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014750 0x00014750 0x00000024 Code RO 1830 i.dcs_packet_get_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014774 0x00014774 0x0000001c Code RO 1758 i.dcs_sw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00014790 0x00014790 0x00000018 Code RO 885 i.delayMs CVWL368.lib(tau_delay.o) + 0x000147a8 0x000147a8 0x00000022 Code RO 886 i.delayUs CVWL368.lib(tau_delay.o) + 0x000147ca 0x000147ca 0x00000002 PAD + 0x000147cc 0x000147cc 0x00000038 Code RO 1688 i.drv_ap_rst_trig_edge_detect CVWL368.lib(drv_sys_cfg.o) + 0x00014804 0x00014804 0x0000000c Code RO 2369 i.drv_chip_info_get_info CVWL368.lib(drv_chip_info.o) + 0x00014810 0x00014810 0x00000040 Code RO 2370 i.drv_chip_info_init CVWL368.lib(drv_chip_info.o) + 0x00014850 0x00014850 0x000000c8 Code RO 2371 i.drv_chip_rx_info_check CVWL368.lib(drv_chip_info.o) + 0x00014918 0x00014918 0x00000014 Code RO 2372 i.drv_chip_rx_init_done CVWL368.lib(drv_chip_info.o) + 0x0001492c 0x0001492c 0x00000058 Code RO 1142 i.drv_common_enable_systick CVWL368.lib(drv_common.o) + 0x00014984 0x00014984 0x00000008 Code RO 1145 i.drv_common_system_init CVWL368.lib(drv_common.o) + 0x0001498c 0x0001498c 0x00000010 Code RO 1166 i.drv_crgu_config_reset_modules CVWL368.lib(drv_crgu.o) + 0x0001499c 0x0001499c 0x00000014 Code RO 1178 i.drv_crgu_set_ahb_pre_div CVWL368.lib(drv_crgu.o) + 0x000149b0 0x000149b0 0x00000014 Code RO 1179 i.drv_crgu_set_ahb_src CVWL368.lib(drv_crgu.o) + 0x000149c4 0x000149c4 0x00000020 Code RO 1182 i.drv_crgu_set_clock CVWL368.lib(drv_crgu.o) + 0x000149e4 0x000149e4 0x00000014 Code RO 1183 i.drv_crgu_set_dpi_mux_src CVWL368.lib(drv_crgu.o) + 0x000149f8 0x000149f8 0x00000018 Code RO 1184 i.drv_crgu_set_dpi_pre_div CVWL368.lib(drv_crgu.o) + 0x00014a10 0x00014a10 0x00000014 Code RO 1185 i.drv_crgu_set_dpi_pre_src CVWL368.lib(drv_crgu.o) + 0x00014a24 0x00014a24 0x00000014 Code RO 1186 i.drv_crgu_set_dsc_core_div CVWL368.lib(drv_crgu.o) + 0x00014a38 0x00014a38 0x00000014 Code RO 1187 i.drv_crgu_set_dsco_src CVWL368.lib(drv_crgu.o) + 0x00014a4c 0x00014a4c 0x00000014 Code RO 1188 i.drv_crgu_set_dsco_src_div CVWL368.lib(drv_crgu.o) + 0x00014a60 0x00014a60 0x00000014 Code RO 1189 i.drv_crgu_set_fb_div CVWL368.lib(drv_crgu.o) + 0x00014a74 0x00014a74 0x00000014 Code RO 1190 i.drv_crgu_set_fb_src CVWL368.lib(drv_crgu.o) + 0x00014a88 0x00014a88 0x00000014 Code RO 1193 i.drv_crgu_set_lcdc_div CVWL368.lib(drv_crgu.o) + 0x00014a9c 0x00014a9c 0x00000014 Code RO 1194 i.drv_crgu_set_lcdc_src CVWL368.lib(drv_crgu.o) + 0x00014ab0 0x00014ab0 0x00000014 Code RO 1195 i.drv_crgu_set_mipi_cfg_src CVWL368.lib(drv_crgu.o) + 0x00014ac4 0x00014ac4 0x00000018 Code RO 1196 i.drv_crgu_set_mipi_ref_src CVWL368.lib(drv_crgu.o) + 0x00014adc 0x00014adc 0x00000018 Code RO 1199 i.drv_crgu_set_reset CVWL368.lib(drv_crgu.o) + 0x00014af4 0x00014af4 0x00000014 Code RO 1200 i.drv_crgu_set_rxbr_div CVWL368.lib(drv_crgu.o) + 0x00014b08 0x00014b08 0x00000014 Code RO 1201 i.drv_crgu_set_rxbr_src CVWL368.lib(drv_crgu.o) + 0x00014b1c 0x00014b1c 0x00000014 Code RO 1203 i.drv_crgu_set_vidc_src CVWL368.lib(drv_crgu.o) + 0x00014b30 0x00014b30 0x00000018 Code RO 1255 i.drv_dma_clear_flag CVWL368.lib(drv_dma.o) + 0x00014b48 0x00014b48 0x0000001c Code RO 1256 i.drv_dma_create_handle CVWL368.lib(drv_dma.o) + 0x00014b64 0x00014b64 0x00000010 Code RO 1258 i.drv_dma_disenable_channel CVWL368.lib(drv_dma.o) + 0x00014b74 0x00014b74 0x00000010 Code RO 1260 i.drv_dma_enable_channel CVWL368.lib(drv_dma.o) + 0x00014b84 0x00014b84 0x00000024 Code RO 1261 i.drv_dma_enable_channel_interrupts CVWL368.lib(drv_dma.o) + 0x00014ba8 0x00014ba8 0x0000000c Code RO 1263 i.drv_dma_get_channel_flag CVWL368.lib(drv_dma.o) + 0x00014bb4 0x00014bb4 0x00000090 Code RO 1266 i.drv_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00014c44 0x00014c44 0x00000012 Code RO 1268 i.drv_dma_prepar_transfer CVWL368.lib(drv_dma.o) + 0x00014c56 0x00014c56 0x0000001a Code RO 1270 i.drv_dma_set_burst CVWL368.lib(drv_dma.o) + 0x00014c70 0x00014c70 0x00000006 Code RO 1271 i.drv_dma_set_callback CVWL368.lib(drv_dma.o) + 0x00014c76 0x00014c76 0x00000002 PAD + 0x00014c78 0x00014c78 0x00000044 Code RO 1273 i.drv_dma_set_transfer CVWL368.lib(drv_dma.o) + 0x00014cbc 0x00014cbc 0x00000036 Code RO 2382 i.drv_dsc_dec_convert_pps_rc_parameter CVWL368.lib(drv_dsc_dec.o) + 0x00014cf2 0x00014cf2 0x0000000c Code RO 2383 i.drv_dsc_dec_disable CVWL368.lib(drv_dsc_dec.o) + 0x00014cfe 0x00014cfe 0x00000002 PAD + 0x00014d00 0x00014d00 0x00000074 Code RO 2384 i.drv_dsc_dec_enable CVWL368.lib(drv_dsc_dec.o) + 0x00014d74 0x00014d74 0x0000000a Code RO 2385 i.drv_dsc_dec_get_nslc CVWL368.lib(drv_dsc_dec.o) + 0x00014d7e 0x00014d7e 0x00000028 Code RO 2387 i.drv_dsc_dec_set_u8_pps CVWL368.lib(drv_dsc_dec.o) + 0x00014da6 0x00014da6 0x00000002 PAD + 0x00014da8 0x00014da8 0x00000104 Code RO 1841 i.drv_dsi_rx_calc_ipi_tx_delay CVWL368.lib(drv_dsi_rx.o) + 0x00014eac 0x00014eac 0x00000040 Code RO 1842 i.drv_dsi_rx_enable_irq CVWL368.lib(drv_dsi_rx.o) + 0x00014eec 0x00014eec 0x00000050 Code RO 1843 i.drv_dsi_rx_get_color_bpp CVWL368.lib(drv_dsi_rx.o) + 0x00014f3c 0x00014f3c 0x0000001c Code RO 1844 i.drv_dsi_rx_get_color_pcc CVWL368.lib(drv_dsi_rx.o) + 0x00014f58 0x00014f58 0x00000008 Code RO 1845 i.drv_dsi_rx_get_compression_en CVWL368.lib(drv_dsi_rx.o) + 0x00014f60 0x00014f60 0x00000006 Code RO 1846 i.drv_dsi_rx_get_max_ret_size CVWL368.lib(drv_dsi_rx.o) + 0x00014f66 0x00014f66 0x0000000e Code RO 1850 i.drv_dsi_rx_power_up CVWL368.lib(drv_dsi_rx.o) + 0x00014f74 0x00014f74 0x00000020 Code RO 1851 i.drv_dsi_rx_set_ctrl_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014f94 0x00014f94 0x00000010 Code RO 1852 i.drv_dsi_rx_set_ddi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014fa4 0x00014fa4 0x00000004 Code RO 1854 i.drv_dsi_rx_set_inten CVWL368.lib(drv_dsi_rx.o) + 0x00014fa8 0x00014fa8 0x00000010 Code RO 1855 i.drv_dsi_rx_set_ipi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014fb8 0x00014fb8 0x00000046 Code RO 1857 i.drv_dsi_rx_set_lane_swap CVWL368.lib(drv_dsi_rx.o) + 0x00014ffe 0x00014ffe 0x00000026 Code RO 1858 i.drv_dsi_rx_set_resp_cnt CVWL368.lib(drv_dsi_rx.o) + 0x00015024 0x00015024 0x0000010c Code RO 1859 i.drv_dsi_rx_set_up_phy CVWL368.lib(drv_dsi_rx.o) + 0x00015130 0x00015130 0x0000000e Code RO 1860 i.drv_dsi_rx_shut_down CVWL368.lib(drv_dsi_rx.o) + 0x0001513e 0x0001513e 0x00000014 Code RO 1898 i.drv_dsi_tx_command_header CVWL368.lib(drv_dsi_tx.o) + 0x00015152 0x00015152 0x0000006c Code RO 1899 i.drv_dsi_tx_command_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x000151be 0x000151be 0x00000004 Code RO 1900 i.drv_dsi_tx_command_put_payload CVWL368.lib(drv_dsi_tx.o) + 0x000151c2 0x000151c2 0x00000018 Code RO 1901 i.drv_dsi_tx_config_eotp CVWL368.lib(drv_dsi_tx.o) + 0x000151da 0x000151da 0x00000008 Code RO 1902 i.drv_dsi_tx_config_int CVWL368.lib(drv_dsi_tx.o) + 0x000151e2 0x000151e2 0x00000008 Code RO 1903 i.drv_dsi_tx_dpi_lpcmd_time CVWL368.lib(drv_dsi_tx.o) + 0x000151ea 0x000151ea 0x0000000a Code RO 1904 i.drv_dsi_tx_dpi_mode CVWL368.lib(drv_dsi_tx.o) + 0x000151f4 0x000151f4 0x00000024 Code RO 1905 i.drv_dsi_tx_dpi_polarity CVWL368.lib(drv_dsi_tx.o) + 0x00015218 0x00015218 0x00000004 Code RO 1906 i.drv_dsi_tx_edpi_cmd_size CVWL368.lib(drv_dsi_tx.o) + 0x0001521c 0x0001521c 0x00000004 Code RO 1908 i.drv_dsi_tx_get_cmd_status CVWL368.lib(drv_dsi_tx.o) + 0x00015220 0x00015220 0x00000004 Code RO 1910 i.drv_dsi_tx_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015224 0x00015224 0x00000018 Code RO 1911 i.drv_dsi_tx_phy_clock_lane_auto_lp CVWL368.lib(drv_dsi_tx.o) + 0x0001523c 0x0001523c 0x0000001a Code RO 1912 i.drv_dsi_tx_phy_clock_lane_req_hs CVWL368.lib(drv_dsi_tx.o) + 0x00015256 0x00015256 0x0000000c Code RO 1914 i.drv_dsi_tx_phy_lane_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015262 0x00015262 0x00000064 Code RO 1918 i.drv_dsi_tx_phy_status_ready CVWL368.lib(drv_dsi_tx.o) + 0x000152c6 0x000152c6 0x0000003e Code RO 1919 i.drv_dsi_tx_phy_status_stopstate CVWL368.lib(drv_dsi_tx.o) + 0x00015304 0x00015304 0x0000010c Code RO 1921 i.drv_dsi_tx_phy_test_setup CVWL368.lib(drv_dsi_tx.o) + 0x00015410 0x00015410 0x0000001e Code RO 1922 i.drv_dsi_tx_phy_time_cfg CVWL368.lib(drv_dsi_tx.o) + 0x0001542e 0x0001542e 0x00000008 Code RO 1926 i.drv_dsi_tx_powerup CVWL368.lib(drv_dsi_tx.o) + 0x00015436 0x00015436 0x0000001c Code RO 1927 i.drv_dsi_tx_response_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015452 0x00015452 0x00000018 Code RO 1930 i.drv_dsi_tx_set_bta_ack CVWL368.lib(drv_dsi_tx.o) + 0x0001546a 0x0001546a 0x0000000c Code RO 1931 i.drv_dsi_tx_set_esc_div CVWL368.lib(drv_dsi_tx.o) + 0x00015476 0x00015476 0x00000002 PAD + 0x00015478 0x00015478 0x00000034 Code RO 1932 i.drv_dsi_tx_set_int CVWL368.lib(drv_dsi_tx.o) + 0x000154ac 0x000154ac 0x00000010 Code RO 1933 i.drv_dsi_tx_set_time_out_div CVWL368.lib(drv_dsi_tx.o) + 0x000154bc 0x000154bc 0x00000008 Code RO 1934 i.drv_dsi_tx_set_video_chunk CVWL368.lib(drv_dsi_tx.o) + 0x000154c4 0x000154c4 0x00000022 Code RO 1935 i.drv_dsi_tx_set_video_timing CVWL368.lib(drv_dsi_tx.o) + 0x000154e6 0x000154e6 0x00000008 Code RO 1937 i.drv_dsi_tx_shutdown CVWL368.lib(drv_dsi_tx.o) + 0x000154ee 0x000154ee 0x00000026 Code RO 1938 i.drv_dsi_tx_timeout_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00015514 0x00015514 0x000000aa Code RO 1941 i.drv_dsi_tx_video_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x000155be 0x000155be 0x00000016 Code RO 1942 i.drv_dsi_tx_video_mode_disable_hact_cmd CVWL368.lib(drv_dsi_tx.o) + 0x000155d4 0x000155d4 0x00000018 Code RO 1943 i.drv_dsi_tx_video_mode_set_lp_cmd CVWL368.lib(drv_dsi_tx.o) + 0x000155ec 0x000155ec 0x00000020 Code RO 2605 i.drv_efuse_enter_inactive CVWL368.lib(drv_efuse.o) + 0x0001560c 0x0001560c 0x0000000c Code RO 2608 i.drv_efuse_int_enable CVWL368.lib(drv_efuse.o) + 0x00015618 0x00015618 0x00000032 Code RO 2609 i.drv_efuse_read CVWL368.lib(drv_efuse.o) + 0x0001564a 0x0001564a 0x00000018 Code RO 2610 i.drv_efuse_read_req CVWL368.lib(drv_efuse.o) + 0x00015662 0x00015662 0x00000002 PAD + 0x00015664 0x00015664 0x00000018 Code RO 1398 i.drv_gpio_get_input_data CVWL368.lib(drv_gpio.o) + 0x0001567c 0x0001567c 0x0000000c Code RO 1400 i.drv_gpio_register_ap_reset_callback CVWL368.lib(drv_gpio.o) + 0x00015688 0x00015688 0x00000014 Code RO 1401 i.drv_gpio_register_callback CVWL368.lib(drv_gpio.o) + 0x0001569c 0x0001569c 0x00000044 Code RO 1403 i.drv_gpio_set_int CVWL368.lib(drv_gpio.o) + 0x000156e0 0x000156e0 0x00000020 Code RO 1404 i.drv_gpio_set_ioe CVWL368.lib(drv_gpio.o) + 0x00015700 0x00015700 0x00000010 Code RO 1405 i.drv_gpio_set_mode0 CVWL368.lib(drv_gpio.o) + 0x00015710 0x00015710 0x00000010 Code RO 1406 i.drv_gpio_set_mode1 CVWL368.lib(drv_gpio.o) + 0x00015720 0x00015720 0x00000010 Code RO 1407 i.drv_gpio_set_mode2 CVWL368.lib(drv_gpio.o) + 0x00015730 0x00015730 0x00000010 Code RO 1408 i.drv_gpio_set_mode3 CVWL368.lib(drv_gpio.o) + 0x00015740 0x00015740 0x00000020 Code RO 651 i.drv_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00015760 0x00015760 0x00000130 Code RO 1409 i.drv_gpio_set_pull_state CVWL368.lib(drv_gpio.o) + 0x00015890 0x00015890 0x00000034 Code RO 1441 i.drv_i2c_dma_callback CVWL368.lib(drv_i2c_dma.o) + 0x000158c4 0x000158c4 0x000000ac Code RO 1442 i.drv_i2c_dma_init CVWL368.lib(drv_i2c_dma.o) + 0x00015970 0x00015970 0x0000001a Code RO 1443 i.drv_i2c_enable_rx_dma CVWL368.lib(drv_i2c_dma.o) + 0x0001598a 0x0001598a 0x00000018 Code RO 1444 i.drv_i2c_enable_tx_dma CVWL368.lib(drv_i2c_dma.o) + 0x000159a2 0x000159a2 0x00000002 PAD + 0x000159a4 0x000159a4 0x00000060 Code RO 1468 i.drv_i2c_m_clear_it_pending_bit CVWL368.lib(drv_i2c_master.o) + 0x00015a04 0x00015a04 0x00000010 Code RO 1471 i.drv_i2c_m_enable CVWL368.lib(drv_i2c_master.o) + 0x00015a14 0x00015a14 0x00000038 Code RO 1472 i.drv_i2c_m_enable_intr CVWL368.lib(drv_i2c_master.o) + 0x00015a4c 0x00015a4c 0x0000000c Code RO 1475 i.drv_i2c_m_set_callback CVWL368.lib(drv_i2c_master.o) + 0x00015a58 0x00015a58 0x0000008c Code RO 1479 i.drv_i2c_master_init CVWL368.lib(drv_i2c_master.o) + 0x00015ae4 0x00015ae4 0x0000005c Code RO 1445 i.drv_i2c_master_read_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015b40 0x00015b40 0x0000003c Code RO 1446 i.drv_i2c_master_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015b7c 0x00015b7c 0x0000002e Code RO 1447 i.drv_i2c_master_write_read_cmd CVWL368.lib(drv_i2c_dma.o) + 0x00015baa 0x00015baa 0x00000002 PAD + 0x00015bac 0x00015bac 0x0000005c Code RO 1503 i.drv_i2c_s_clear_it_pending_bit CVWL368.lib(drv_i2c_slave.o) + 0x00015c08 0x00015c08 0x00000034 Code RO 1507 i.drv_i2c_s_enable_intr CVWL368.lib(drv_i2c_slave.o) + 0x00015c3c 0x00015c3c 0x0000001c Code RO 1508 i.drv_i2c_s_get_fifo_status CVWL368.lib(drv_i2c_slave.o) + 0x00015c58 0x00015c58 0x0000000c Code RO 1511 i.drv_i2c_s_set_callback CVWL368.lib(drv_i2c_slave.o) + 0x00015c64 0x00015c64 0x00000020 Code RO 1514 i.drv_i2c_s_write_data CVWL368.lib(drv_i2c_slave.o) + 0x00015c84 0x00015c84 0x00000058 Code RO 1448 i.drv_i2c_set_dma_irq_callback CVWL368.lib(drv_i2c_dma.o) + 0x00015cdc 0x00015cdc 0x00000044 Code RO 1515 i.drv_i2c_slave_init CVWL368.lib(drv_i2c_slave.o) + 0x00015d20 0x00015d20 0x0000001c Code RO 1449 i.drv_i2c_slave_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015d3c 0x00015d3c 0x00000018 Code RO 2010 i.drv_lcdc_config_bypass CVWL368.lib(drv_lcdc.o) + 0x00015d54 0x00015d54 0x00000030 Code RO 2011 i.drv_lcdc_config_ccm CVWL368.lib(drv_lcdc.o) + 0x00015d84 0x00015d84 0x00000016 Code RO 2012 i.drv_lcdc_config_disp_mode CVWL368.lib(drv_lcdc.o) + 0x00015d9a 0x00015d9a 0x00000024 Code RO 2013 i.drv_lcdc_config_dpi_polarity CVWL368.lib(drv_lcdc.o) + 0x00015dbe 0x00015dbe 0x00000026 Code RO 2014 i.drv_lcdc_config_dpi_timing CVWL368.lib(drv_lcdc.o) + 0x00015de4 0x00015de4 0x00000016 Code RO 2015 i.drv_lcdc_config_edpi_mode CVWL368.lib(drv_lcdc.o) + 0x00015dfa 0x00015dfa 0x00000016 Code RO 2016 i.drv_lcdc_config_endianness CVWL368.lib(drv_lcdc.o) + 0x00015e10 0x00015e10 0x0000000c Code RO 2017 i.drv_lcdc_config_input_size CVWL368.lib(drv_lcdc.o) + 0x00015e1c 0x00015e1c 0x0000001e Code RO 2018 i.drv_lcdc_config_int CVWL368.lib(drv_lcdc.o) + 0x00015e3a 0x00015e3a 0x00000022 Code RO 2019 i.drv_lcdc_config_int_single CVWL368.lib(drv_lcdc.o) + 0x00015e5c 0x00015e5c 0x00000022 Code RO 2020 i.drv_lcdc_config_overwrite CVWL368.lib(drv_lcdc.o) + 0x00015e7e 0x00015e7e 0x0000000c Code RO 2021 i.drv_lcdc_config_overwrite_rgb CVWL368.lib(drv_lcdc.o) + 0x00015e8a 0x00015e8a 0x0000001a Code RO 2022 i.drv_lcdc_config_partial_display_area CVWL368.lib(drv_lcdc.o) + 0x00015ea4 0x00015ea4 0x00000022 Code RO 2023 i.drv_lcdc_config_partial_display_enable CVWL368.lib(drv_lcdc.o) + 0x00015ec6 0x00015ec6 0x0000001a Code RO 2025 i.drv_lcdc_config_scale_up_coef CVWL368.lib(drv_lcdc.o) + 0x00015ee0 0x00015ee0 0x0000000c Code RO 2026 i.drv_lcdc_config_scale_up_step CVWL368.lib(drv_lcdc.o) + 0x00015eec 0x00015eec 0x0000004c Code RO 2027 i.drv_lcdc_config_src_parameter CVWL368.lib(drv_lcdc.o) + 0x00015f38 0x00015f38 0x00000006 Code RO 2028 i.drv_lcdc_config_thresh CVWL368.lib(drv_lcdc.o) + 0x00015f3e 0x00015f3e 0x00000012 Code RO 2029 i.drv_lcdc_ctrl_flow CVWL368.lib(drv_lcdc.o) + 0x00015f50 0x00015f50 0x00000020 Code RO 2031 i.drv_lcdc_enable_shadow_reg CVWL368.lib(drv_lcdc.o) + 0x00015f70 0x00015f70 0x00000034 Code RO 2032 i.drv_lcdc_set_int CVWL368.lib(drv_lcdc.o) + 0x00015fa4 0x00015fa4 0x00000014 Code RO 2034 i.drv_lcdc_set_video_hw_mode CVWL368.lib(drv_lcdc.o) + 0x00015fb8 0x00015fb8 0x00000020 Code RO 2035 i.drv_lcdc_start CVWL368.lib(drv_lcdc.o) + 0x00015fd8 0x00015fd8 0x0000000c Code RO 2069 i.drv_memc_clear_status CVWL368.lib(drv_memc.o) + 0x00015fe4 0x00015fe4 0x00000040 Code RO 2070 i.drv_memc_enable_irq CVWL368.lib(drv_memc.o) + 0x00016024 0x00016024 0x0000000c Code RO 2071 i.drv_memc_gen_a_tear_signal CVWL368.lib(drv_memc.o) + 0x00016030 0x00016030 0x00000012 Code RO 2072 i.drv_memc_get_status CVWL368.lib(drv_memc.o) + 0x00016042 0x00016042 0x00000010 Code RO 2073 i.drv_memc_rate_transfer_sel CVWL368.lib(drv_memc.o) + 0x00016052 0x00016052 0x0000000e Code RO 2074 i.drv_memc_sel_vsync CVWL368.lib(drv_memc.o) + 0x00016060 0x00016060 0x00000014 Code RO 2075 i.drv_memc_set_active_height CVWL368.lib(drv_memc.o) + 0x00016074 0x00016074 0x0000000c Code RO 2076 i.drv_memc_set_data_mode CVWL368.lib(drv_memc.o) + 0x00016080 0x00016080 0x00000010 Code RO 2079 i.drv_memc_set_double_buffer CVWL368.lib(drv_memc.o) + 0x00016090 0x00016090 0x00000012 Code RO 2080 i.drv_memc_set_double_buffer_reverse CVWL368.lib(drv_memc.o) + 0x000160a2 0x000160a2 0x00000010 Code RO 2082 i.drv_memc_set_fs_en_conditions CVWL368.lib(drv_memc.o) + 0x000160b2 0x000160b2 0x00000014 Code RO 2083 i.drv_memc_set_inten CVWL368.lib(drv_memc.o) + 0x000160c6 0x000160c6 0x00000002 PAD + 0x000160c8 0x000160c8 0x00000018 Code RO 2084 i.drv_memc_set_lcdc_st_conditions CVWL368.lib(drv_memc.o) + 0x000160e0 0x000160e0 0x0000001a Code RO 2085 i.drv_memc_set_ltpo_mode CVWL368.lib(drv_memc.o) + 0x000160fa 0x000160fa 0x0000000e Code RO 2089 i.drv_memc_set_tear_mode CVWL368.lib(drv_memc.o) + 0x00016108 0x00016108 0x00000028 Code RO 2090 i.drv_memc_set_tear_waveform CVWL368.lib(drv_memc.o) + 0x00016130 0x00016130 0x0000000e Code RO 2092 i.drv_memc_set_vidc_sync_cnt CVWL368.lib(drv_memc.o) + 0x0001613e 0x0001613e 0x00000002 PAD + 0x00016140 0x00016140 0x00000008 Code RO 1537 i.drv_param_init_get_ccm CVWL368.lib(drv_param_init.o) + 0x00016148 0x00016148 0x00000014 Code RO 1538 i.drv_param_init_get_scld_filter_h CVWL368.lib(drv_param_init.o) + 0x0001615c 0x0001615c 0x00000014 Code RO 1539 i.drv_param_init_get_scld_filter_v CVWL368.lib(drv_param_init.o) + 0x00016170 0x00016170 0x00000008 Code RO 1540 i.drv_param_init_get_sclu_filter CVWL368.lib(drv_param_init.o) + 0x00016178 0x00016178 0x00000014 Code RO 1541 i.drv_param_init_set_ccm CVWL368.lib(drv_param_init.o) + 0x0001618c 0x0001618c 0x00000024 Code RO 1544 i.drv_param_p2r_filter_init CVWL368.lib(drv_param_init.o) + 0x000161b0 0x000161b0 0x00000010 Code RO 2341 i.drv_phy_enable_calibration CVWL368.lib(drv_phy_common.o) + 0x000161c0 0x000161c0 0x0000003c Code RO 2342 i.drv_phy_get_calibration CVWL368.lib(drv_phy_common.o) + 0x000161fc 0x000161fc 0x00000060 Code RO 2343 i.drv_phy_get_pll_para CVWL368.lib(drv_phy_common.o) + 0x0001625c 0x0001625c 0x00000054 Code RO 2344 i.drv_phy_get_rate_para CVWL368.lib(drv_phy_common.o) + 0x000162b0 0x000162b0 0x00000010 Code RO 2345 i.drv_phy_test_clear CVWL368.lib(drv_phy_common.o) + 0x000162c0 0x000162c0 0x00000018 Code RO 2346 i.drv_phy_test_lock CVWL368.lib(drv_phy_common.o) + 0x000162d8 0x000162d8 0x00000020 Code RO 2348 i.drv_phy_test_write_1_byte CVWL368.lib(drv_phy_common.o) + 0x000162f8 0x000162f8 0x00000026 Code RO 2349 i.drv_phy_test_write_2_byte CVWL368.lib(drv_phy_common.o) + 0x0001631e 0x0001631e 0x0000001e Code RO 2350 i.drv_phy_test_write_code CVWL368.lib(drv_phy_common.o) + 0x0001633c 0x0001633c 0x00000020 Code RO 2351 i.drv_phy_test_write_data CVWL368.lib(drv_phy_common.o) + 0x0001635c 0x0001635c 0x00000020 Code RO 1569 i.drv_pwm_out_enable CVWL368.lib(drv_pwm.o) + 0x0001637c 0x0001637c 0x0000000c Code RO 1572 i.drv_pwm_out_set_control CVWL368.lib(drv_pwm.o) + 0x00016388 0x00016388 0x0000000c Code RO 1573 i.drv_pwm_out_set_period CVWL368.lib(drv_pwm.o) + 0x00016394 0x00016394 0x0000000c Code RO 1575 i.drv_pwm_out_set_threshold CVWL368.lib(drv_pwm.o) + 0x000163a0 0x000163a0 0x00000020 Code RO 1599 i.drv_pwr_set_cp_mode CVWL368.lib(drv_pwr.o) + 0x000163c0 0x000163c0 0x00000018 Code RO 1600 i.drv_pwr_set_pvd_mode CVWL368.lib(drv_pwr.o) + 0x000163d8 0x000163d8 0x00000038 Code RO 1601 i.drv_pwr_set_system_clk_src CVWL368.lib(drv_pwr.o) + 0x00016410 0x00016410 0x0000000c Code RO 1861 i.drv_rx_phy_test_clear CVWL368.lib(drv_dsi_rx.o) + 0x0001641c 0x0001641c 0x00000010 Code RO 1862 i.drv_rx_phy_test_lock CVWL368.lib(drv_dsi_rx.o) + 0x0001642c 0x0001642c 0x00000014 Code RO 1864 i.drv_rx_phy_test_write_1_byte CVWL368.lib(drv_dsi_rx.o) + 0x00016440 0x00016440 0x00000016 Code RO 1865 i.drv_rx_phy_test_write_2_byte CVWL368.lib(drv_dsi_rx.o) + 0x00016456 0x00016456 0x0000000a Code RO 2128 i.drv_rxbr_clear_pkt_buffer CVWL368.lib(drv_rxbr.o) + 0x00016460 0x00016460 0x00000004 Code RO 2129 i.drv_rxbr_clear_status0 CVWL368.lib(drv_rxbr.o) + 0x00016464 0x00016464 0x0000005a Code RO 2131 i.drv_rxbr_enable_irq CVWL368.lib(drv_rxbr.o) + 0x000164be 0x000164be 0x00000002 PAD + 0x000164c0 0x000164c0 0x00000014 Code RO 2132 i.drv_rxbr_frame_drop_cfg CVWL368.lib(drv_rxbr.o) + 0x000164d4 0x000164d4 0x0000003c Code RO 2133 i.drv_rxbr_get_clk CVWL368.lib(drv_rxbr.o) + 0x00016510 0x00016510 0x00000004 Code RO 2134 i.drv_rxbr_get_col_addr CVWL368.lib(drv_rxbr.o) + 0x00016514 0x00016514 0x00000012 Code RO 1759 i.drv_rxbr_get_int_source CVWL368.lib(hal_internal_vsync.o) + 0x00016526 0x00016526 0x00000004 Code RO 2137 i.drv_rxbr_get_page_addr CVWL368.lib(drv_rxbr.o) + 0x0001652a 0x0001652a 0x00000012 Code RO 1760 i.drv_rxbr_get_status0 CVWL368.lib(hal_internal_vsync.o) + 0x0001653c 0x0001653c 0x0000000c Code RO 2139 i.drv_rxbr_hline_rcv0_cfg CVWL368.lib(drv_rxbr.o) + 0x00016548 0x00016548 0x00000008 Code RO 2140 i.drv_rxbr_hline_rcv_cfg CVWL368.lib(drv_rxbr.o) + 0x00016550 0x00016550 0x0000000c Code RO 2141 i.drv_rxbr_register_irq0_callback CVWL368.lib(drv_rxbr.o) + 0x0001655c 0x0001655c 0x0000000c Code RO 2142 i.drv_rxbr_register_irq1_callback CVWL368.lib(drv_rxbr.o) + 0x00016568 0x00016568 0x00000014 Code RO 2143 i.drv_rxbr_set_ack_pkt_header CVWL368.lib(drv_rxbr.o) + 0x0001657c 0x0001657c 0x000000cc Code RO 2144 i.drv_rxbr_set_cmd_filter CVWL368.lib(drv_rxbr.o) + 0x00016648 0x00016648 0x00000014 Code RO 2146 i.drv_rxbr_set_color_format CVWL368.lib(drv_rxbr.o) + 0x0001665c 0x0001665c 0x00000014 Code RO 2148 i.drv_rxbr_set_inten CVWL368.lib(drv_rxbr.o) + 0x00016670 0x00016670 0x00000010 Code RO 2149 i.drv_rxbr_set_ltpo_drop_th CVWL368.lib(drv_rxbr.o) + 0x00016680 0x00016680 0x00000026 Code RO 2151 i.drv_rxbr_set_usr_cfg CVWL368.lib(drv_rxbr.o) + 0x000166a6 0x000166a6 0x00000008 Code RO 2152 i.drv_rxbr_set_usr_col CVWL368.lib(drv_rxbr.o) + 0x000166ae 0x000166ae 0x00000008 Code RO 2153 i.drv_rxbr_set_usr_row CVWL368.lib(drv_rxbr.o) + 0x000166b6 0x000166b6 0x00000002 PAD + 0x000166b8 0x000166b8 0x00000020 Code RO 1645 i.drv_spi_m_read_data CVWL368.lib(drv_spi_master.o) + 0x000166d8 0x000166d8 0x0000001c Code RO 1670 i.drv_swire_enable CVWL368.lib(drv_swire.o) + 0x000166f4 0x000166f4 0x00000048 Code RO 1673 i.drv_swire_set_int CVWL368.lib(drv_swire.o) + 0x0001673c 0x0001673c 0x0000001c Code RO 1674 i.drv_swire_set_power_down CVWL368.lib(drv_swire.o) + 0x00016758 0x00016758 0x0000000c Code RO 1689 i.drv_sys_cfg_clear_all_int CVWL368.lib(drv_sys_cfg.o) + 0x00016764 0x00016764 0x00000028 Code RO 1690 i.drv_sys_cfg_clear_pending CVWL368.lib(drv_sys_cfg.o) + 0x0001678c 0x0001678c 0x00000018 Code RO 1693 i.drv_sys_cfg_sel_ap_rst_lvl_trig CVWL368.lib(drv_sys_cfg.o) + 0x000167a4 0x000167a4 0x0000001c Code RO 1694 i.drv_sys_cfg_sel_ap_rst_trig CVWL368.lib(drv_sys_cfg.o) + 0x000167c0 0x000167c0 0x00000024 Code RO 1695 i.drv_sys_cfg_sel_gpio_group CVWL368.lib(drv_sys_cfg.o) + 0x000167e4 0x000167e4 0x00000024 Code RO 1696 i.drv_sys_cfg_sel_int_trig CVWL368.lib(drv_sys_cfg.o) + 0x00016808 0x00016808 0x00000010 Code RO 1698 i.drv_sys_cfg_set_dma_rx_req CVWL368.lib(drv_sys_cfg.o) + 0x00016818 0x00016818 0x00000010 Code RO 1699 i.drv_sys_cfg_set_dma_tx_req CVWL368.lib(drv_sys_cfg.o) + 0x00016828 0x00016828 0x00000024 Code RO 1700 i.drv_sys_cfg_set_int CVWL368.lib(drv_sys_cfg.o) + 0x0001684c 0x0001684c 0x0000001a Code RO 1723 i.drv_timer_clear_status_flags CVWL368.lib(drv_timer.o) + 0x00016866 0x00016866 0x00000020 Code RO 1724 i.drv_timer_enable CVWL368.lib(drv_timer.o) + 0x00016886 0x00016886 0x00000002 PAD + 0x00016888 0x00016888 0x00000010 Code RO 1725 i.drv_timer_get_instance CVWL368.lib(drv_timer.o) + 0x00016898 0x00016898 0x00000010 Code RO 1726 i.drv_timer_get_prescaler CVWL368.lib(drv_timer.o) + 0x000168a8 0x000168a8 0x0000003c Code RO 1728 i.drv_timer_handle_interrupt CVWL368.lib(drv_timer.o) + 0x000168e4 0x000168e4 0x00000014 Code RO 1729 i.drv_timer_register_callback CVWL368.lib(drv_timer.o) + 0x000168f8 0x000168f8 0x00000010 Code RO 1730 i.drv_timer_set_compare_val CVWL368.lib(drv_timer.o) + 0x00016908 0x00016908 0x00000048 Code RO 1731 i.drv_timer_set_int CVWL368.lib(drv_timer.o) + 0x00016950 0x00016950 0x00000028 Code RO 1732 i.drv_timer_set_prescaler CVWL368.lib(drv_timer.o) + 0x00016978 0x00016978 0x00000010 Code RO 1733 i.drv_timer_set_repeat CVWL368.lib(drv_timer.o) + 0x00016988 0x00016988 0x0000000a Code RO 1944 i.drv_tx_phy_test_clear CVWL368.lib(drv_dsi_tx.o) + 0x00016992 0x00016992 0x0000001c Code RO 1945 i.drv_tx_phy_test_enter CVWL368.lib(drv_dsi_tx.o) + 0x000169ae 0x000169ae 0x0000001c Code RO 1946 i.drv_tx_phy_test_exit CVWL368.lib(drv_dsi_tx.o) + 0x000169ca 0x000169ca 0x00000012 Code RO 1948 i.drv_tx_phy_test_write_1_byte CVWL368.lib(drv_dsi_tx.o) + 0x000169dc 0x000169dc 0x00000014 Code RO 1949 i.drv_tx_phy_test_write_2_byte CVWL368.lib(drv_dsi_tx.o) + 0x000169f0 0x000169f0 0x00000010 Code RO 1950 i.drv_tx_phy_test_write_code CVWL368.lib(drv_dsi_tx.o) + 0x00016a00 0x00016a00 0x00000008 Code RO 2192 i.drv_vidc_clear_irq CVWL368.lib(drv_vidc.o) + 0x00016a08 0x00016a08 0x00000018 Code RO 2196 i.drv_vidc_enable CVWL368.lib(drv_vidc.o) + 0x00016a20 0x00016a20 0x00000040 Code RO 2197 i.drv_vidc_enable_irq CVWL368.lib(drv_vidc.o) + 0x00016a60 0x00016a60 0x00000012 Code RO 2199 i.drv_vidc_get_irq_status CVWL368.lib(drv_vidc.o) + 0x00016a72 0x00016a72 0x00000002 PAD + 0x00016a74 0x00016a74 0x00000028 Code RO 2203 i.drv_vidc_init_module_enable CVWL368.lib(drv_vidc.o) + 0x00016a9c 0x00016a9c 0x0000000c Code RO 2204 i.drv_vidc_register_callback CVWL368.lib(drv_vidc.o) + 0x00016aa8 0x00016aa8 0x00000006 Code RO 2205 i.drv_vidc_reset CVWL368.lib(drv_vidc.o) + 0x00016aae 0x00016aae 0x0000003c Code RO 2207 i.drv_vidc_set_dst_parameter CVWL368.lib(drv_vidc.o) + 0x00016aea 0x00016aea 0x00000014 Code RO 2211 i.drv_vidc_set_irqen CVWL368.lib(drv_vidc.o) + 0x00016afe 0x00016afe 0x00000010 Code RO 2212 i.drv_vidc_set_mirror CVWL368.lib(drv_vidc.o) + 0x00016b0e 0x00016b0e 0x00000008 Code RO 2215 i.drv_vidc_set_p2r_hcoef0 CVWL368.lib(drv_vidc.o) + 0x00016b16 0x00016b16 0x00000026 Code RO 2216 i.drv_vidc_set_p2r_hinitb CVWL368.lib(drv_vidc.o) + 0x00016b3c 0x00016b3c 0x00000026 Code RO 2217 i.drv_vidc_set_p2r_hinitr CVWL368.lib(drv_vidc.o) + 0x00016b62 0x00016b62 0x00000002 PAD + 0x00016b64 0x00016b64 0x00000018 Code RO 2218 i.drv_vidc_set_pentile_swap CVWL368.lib(drv_vidc.o) + 0x00016b7c 0x00016b7c 0x0000000a Code RO 2219 i.drv_vidc_set_pu_ctrl CVWL368.lib(drv_vidc.o) + 0x00016b86 0x00016b86 0x00000010 Code RO 2220 i.drv_vidc_set_rotation CVWL368.lib(drv_vidc.o) + 0x00016b96 0x00016b96 0x0000000a Code RO 2221 i.drv_vidc_set_scld_hcoef0 CVWL368.lib(drv_vidc.o) + 0x00016ba0 0x00016ba0 0x0000000a Code RO 2222 i.drv_vidc_set_scld_hcoef1 CVWL368.lib(drv_vidc.o) + 0x00016baa 0x00016baa 0x00000012 Code RO 2223 i.drv_vidc_set_scld_step CVWL368.lib(drv_vidc.o) + 0x00016bbc 0x00016bbc 0x0000000a Code RO 2224 i.drv_vidc_set_scld_vcoef0 CVWL368.lib(drv_vidc.o) + 0x00016bc6 0x00016bc6 0x0000000a Code RO 2225 i.drv_vidc_set_scld_vcoef1 CVWL368.lib(drv_vidc.o) + 0x00016bd0 0x00016bd0 0x00000016 Code RO 2226 i.drv_vidc_set_src_parameter CVWL368.lib(drv_vidc.o) + 0x00016be6 0x00016be6 0x00000002 PAD + 0x00016be8 0x00016be8 0x00000010 Code RO 2580 i.drv_wdg_clear_counter CVWL368.lib(drv_wdg.o) + 0x00016bf8 0x00016bf8 0x00000010 Code RO 2581 i.drv_wdg_clear_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016c08 0x00016c08 0x00000010 Code RO 2584 i.drv_wdg_read_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016c18 0x00016c18 0x00000034 Code RO 2587 i.drv_wdg_set_int CVWL368.lib(drv_wdg.o) + 0x00016c4c 0x00016c4c 0x0000000a Code RO 1310 i.fls_clr_interrupt_flag CVWL368.lib(drv_fls.o) + 0x00016c56 0x00016c56 0x00000014 Code RO 895 i.fputc CVWL368.lib(tau_log.o) + 0x00016c6a 0x00016c6a 0x00000002 PAD + 0x00016c6c 0x00016c6c 0x00000030 Code RO 470 i.hal_dsi_rx_ctrl_create_handle CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016c9c 0x00016c9c 0x0000009c Code RO 472 i.hal_dsi_rx_ctrl_deinit CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016d38 0x00016d38 0x00000084 Code RO 474 i.hal_dsi_rx_ctrl_dsc_async_handler CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016dbc 0x00016dbc 0x00000028 Code RO 476 i.hal_dsi_rx_ctrl_gen_a_tear_signal CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016de4 0x00016de4 0x00000028 Code RO 478 i.hal_dsi_rx_ctrl_get_max_ret_size CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016e0c 0x00016e0c 0x00000060 Code RO 480 i.hal_dsi_rx_ctrl_init CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016e6c 0x00016e6c 0x00000130 Code RO 481 i.hal_dsi_rx_ctrl_init_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016f9c 0x00016f9c 0x000000d4 Code RO 482 i.hal_dsi_rx_ctrl_init_dsi_rx CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017070 0x00017070 0x0000013c Code RO 483 i.hal_dsi_rx_ctrl_init_memc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000171ac 0x000171ac 0x00000130 Code RO 484 i.hal_dsi_rx_ctrl_init_rxbr CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000172dc 0x000172dc 0x0000022c Code RO 485 i.hal_dsi_rx_ctrl_init_vidc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017508 0x00017508 0x0000001c Code RO 486 i.hal_dsi_rx_ctrl_pre_init_pps CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017524 0x00017524 0x000000f0 Code RO 489 i.hal_dsi_rx_ctrl_send_ack_cmd CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017614 0x00017614 0x0000002c Code RO 491 i.hal_dsi_rx_ctrl_set_cus_esc_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017640 0x00017640 0x00000034 Code RO 493 i.hal_dsi_rx_ctrl_set_cus_sync_line CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017674 0x00017674 0x00000034 Code RO 496 i.hal_dsi_rx_ctrl_set_hw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000176a8 0x000176a8 0x00000038 Code RO 497 i.hal_dsi_rx_ctrl_set_ipi_cfg CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000176e0 0x000176e0 0x00000072 Code RO 501 i.hal_dsi_rx_ctrl_set_rxbr_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017752 0x00017752 0x00000002 PAD + 0x00017754 0x00017754 0x00000034 Code RO 502 i.hal_dsi_rx_ctrl_set_sw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017788 0x00017788 0x0000003c Code RO 505 i.hal_dsi_rx_ctrl_start CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000177c4 0x000177c4 0x0000003c Code RO 506 i.hal_dsi_rx_ctrl_stop CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017800 0x00017800 0x00000020 Code RO 508 i.hal_dsi_rx_ctrl_toggle_resolution CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017820 0x00017820 0x00000190 Code RO 559 i.hal_dsi_tx_calc_video_chunks CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000179b0 0x000179b0 0x00000034 Code RO 560 i.hal_dsi_tx_config_params_for_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000179e4 0x000179e4 0x000004d0 Code RO 561 i.hal_dsi_tx_count_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017eb4 0x00017eb4 0x0000002c Code RO 563 i.hal_dsi_tx_ctrl_create_handle CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017ee0 0x00017ee0 0x00000048 Code RO 564 i.hal_dsi_tx_ctrl_deinit CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f28 0x00017f28 0x0000004c Code RO 565 i.hal_dsi_tx_ctrl_enter_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f74 0x00017f74 0x00000028 Code RO 567 i.hal_dsi_tx_ctrl_exit_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f9c 0x00017f9c 0x000000c4 Code RO 569 i.hal_dsi_tx_ctrl_init CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018060 0x00018060 0x00000024 Code RO 570 i.hal_dsi_tx_ctrl_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018084 0x00018084 0x0000000c Code RO 571 i.hal_dsi_tx_ctrl_panel_reset_pin CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018090 0x00018090 0x00000020 Code RO 574 i.hal_dsi_tx_ctrl_set_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180b0 0x000180b0 0x00000014 Code RO 580 i.hal_dsi_tx_ctrl_set_overwrite_rgb CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180c4 0x000180c4 0x00000010 Code RO 581 i.hal_dsi_tx_ctrl_set_partial_disp CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180d4 0x000180d4 0x00000024 Code RO 582 i.hal_dsi_tx_ctrl_set_partial_disp_area CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180f8 0x000180f8 0x0000006c Code RO 584 i.hal_dsi_tx_ctrl_start CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018164 0x00018164 0x00000044 Code RO 585 i.hal_dsi_tx_ctrl_stop CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000181a8 0x000181a8 0x000000d8 Code RO 586 i.hal_dsi_tx_ctrl_write_array_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018280 0x00018280 0x000000b0 Code RO 587 i.hal_dsi_tx_ctrl_write_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018330 0x00018330 0x00000044 Code RO 588 i.hal_dsi_tx_init_data_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018374 0x00018374 0x00000030 Code RO 589 i.hal_dsi_tx_init_dpi_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000183a4 0x000183a4 0x00000020 Code RO 590 i.hal_dsi_tx_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000183c4 0x000183c4 0x00000020 Code RO 591 i.hal_dsi_tx_init_phy_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000183e4 0x000183e4 0x00000094 Code RO 592 i.hal_dsi_tx_init_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018478 0x00018478 0x00000058 Code RO 593 i.hal_dsi_tx_init_video_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000184d0 0x000184d0 0x00000044 Code RO 594 i.hal_dsi_tx_send_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018514 0x00018514 0x00000018 Code RO 652 i.hal_gpio_ctrl_eint CVWL368.lib(hal_gpio.o) + 0x0001852c 0x0001852c 0x00000012 Code RO 653 i.hal_gpio_get_input_data CVWL368.lib(hal_gpio.o) + 0x0001853e 0x0001853e 0x00000002 PAD + 0x00018540 0x00018540 0x00000040 Code RO 656 i.hal_gpio_init_eint CVWL368.lib(hal_gpio.o) + 0x00018580 0x00018580 0x00000020 Code RO 657 i.hal_gpio_init_input CVWL368.lib(hal_gpio.o) + 0x000185a0 0x000185a0 0x00000028 Code RO 658 i.hal_gpio_init_output CVWL368.lib(hal_gpio.o) + 0x000185c8 0x000185c8 0x00000018 Code RO 659 i.hal_gpio_reg_eint_cb CVWL368.lib(hal_gpio.o) + 0x000185e0 0x000185e0 0x00000050 Code RO 660 i.hal_gpio_set_ap_reset_int CVWL368.lib(hal_gpio.o) + 0x00018630 0x00018630 0x00000060 Code RO 662 i.hal_gpio_set_mode CVWL368.lib(hal_gpio.o) + 0x00018690 0x00018690 0x00000008 Code RO 663 i.hal_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00018698 0x00018698 0x00000020 Code RO 665 i.hal_gpio_set_pull_state CVWL368.lib(hal_gpio.o) + 0x000186b8 0x000186b8 0x0000006c Code RO 691 i.hal_i2c_m_dma_init CVWL368.lib(hal_i2c_master.o) + 0x00018724 0x00018724 0x00000020 Code RO 692 i.hal_i2c_m_dma_read CVWL368.lib(hal_i2c_master.o) + 0x00018744 0x00018744 0x0000001c Code RO 693 i.hal_i2c_m_dma_write CVWL368.lib(hal_i2c_master.o) + 0x00018760 0x00018760 0x0000000c Code RO 695 i.hal_i2c_m_transfer_complate CVWL368.lib(hal_i2c_master.o) + 0x0001876c 0x0001876c 0x00000020 Code RO 696 i.hal_i2c_master_irq_callback CVWL368.lib(hal_i2c_master.o) + 0x0001878c 0x0001878c 0x00000010 Code RO 710 i.hal_i2c_s_dma_user_callback CVWL368.lib(hal_i2c_slave.o) + 0x0001879c 0x0001879c 0x00000038 Code RO 711 i.hal_i2c_s_dma_write CVWL368.lib(hal_i2c_slave.o) + 0x000187d4 0x000187d4 0x0000006c Code RO 713 i.hal_i2c_s_init CVWL368.lib(hal_i2c_slave.o) + 0x00018840 0x00018840 0x00000014 Code RO 714 i.hal_i2c_s_nonblocking_read CVWL368.lib(hal_i2c_slave.o) + 0x00018854 0x00018854 0x0000000c Code RO 721 i.hal_i2c_s_set_transfer CVWL368.lib(hal_i2c_slave.o) + 0x00018860 0x00018860 0x0000014c Code RO 724 i.hal_i2c_slave_irq_callback CVWL368.lib(hal_i2c_slave.o) + 0x000189ac 0x000189ac 0x000000e4 Code RO 1762 i.hal_internal_init_memc CVWL368.lib(hal_internal_vsync.o) + 0x00018a90 0x00018a90 0x00000010 Code RO 1763 i.hal_internal_sync_get_fb_setting CVWL368.lib(hal_internal_vsync.o) + 0x00018aa0 0x00018aa0 0x00000214 Code RO 1764 i.hal_internal_sync_input_resolution_change CVWL368.lib(hal_internal_vsync.o) + 0x00018cb4 0x00018cb4 0x0000001c Code RO 1766 i.hal_internal_vsync_deinit CVWL368.lib(hal_internal_vsync.o) + 0x00018cd0 0x00018cd0 0x0000000c Code RO 1767 i.hal_internal_vsync_get_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018cdc 0x00018cdc 0x00000018 Code RO 1768 i.hal_internal_vsync_get_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018cf4 0x00018cf4 0x0000000c Code RO 1769 i.hal_internal_vsync_get_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018d00 0x00018d00 0x000000fc Code RO 1770 i.hal_internal_vsync_init_rx CVWL368.lib(hal_internal_vsync.o) + 0x00018dfc 0x00018dfc 0x000000b0 Code RO 1771 i.hal_internal_vsync_init_tx CVWL368.lib(hal_internal_vsync.o) + 0x00018eac 0x00018eac 0x0000011c Code RO 1772 i.hal_internal_vsync_set_auto_hw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00018fc8 0x00018fc8 0x00000014 Code RO 1774 i.hal_internal_vsync_set_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018fdc 0x00018fdc 0x0000001c Code RO 1775 i.hal_internal_vsync_set_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018ff8 0x00018ff8 0x00000048 Code RO 1776 i.hal_internal_vsync_set_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00019040 0x00019040 0x00000040 Code RO 1777 i.hal_internal_vsync_set_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00019080 0x00019080 0x00000024 Code RO 595 i.hal_lcdc_config_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190a4 0x000190a4 0x00000048 Code RO 596 i.hal_lcdc_config_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190ec 0x000190ec 0x00000014 Code RO 597 i.hal_lcdc_config_rgb_to_pentile CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019100 0x00019100 0x00000164 Code RO 598 i.hal_lcdc_config_upscaler CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019264 0x00019264 0x00000040 Code RO 599 i.hal_lcdc_init_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000192a4 0x000192a4 0x00000180 Code RO 600 i.hal_lcdc_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019424 0x00019424 0x00000040 Code RO 601 i.hal_lcdc_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019464 0x00019464 0x00000068 Code RO 757 i.hal_pwm_out_config_all CVWL368.lib(hal_pwm.o) + 0x000194cc 0x000194cc 0x0000000c Code RO 759 i.hal_pwm_out_init CVWL368.lib(hal_pwm.o) + 0x000194d8 0x000194d8 0x0000000e Code RO 793 i.hal_spi_m_clear_rxfifo CVWL368.lib(hal_spi_master.o) + 0x000194e6 0x000194e6 0x00000012 Code RO 817 i.hal_swire_deinit CVWL368.lib(hal_swire.o) + 0x000194f8 0x000194f8 0x00000016 Code RO 819 i.hal_swire_open CVWL368.lib(hal_swire.o) + 0x0001950e 0x0001950e 0x00000008 Code RO 833 i.hal_system_enable_systick CVWL368.lib(hal_system.o) + 0x00019516 0x00019516 0x00000002 PAD + 0x00019518 0x00019518 0x00000088 Code RO 838 i.hal_system_init CVWL368.lib(hal_system.o) + 0x000195a0 0x000195a0 0x0000001c Code RO 839 i.hal_system_init_console CVWL368.lib(hal_system.o) + 0x000195bc 0x000195bc 0x00000008 Code RO 842 i.hal_system_set_phy_calibration CVWL368.lib(hal_system.o) + 0x000195c4 0x000195c4 0x00000008 Code RO 843 i.hal_system_set_pvd CVWL368.lib(hal_system.o) + 0x000195cc 0x000195cc 0x00000008 Code RO 844 i.hal_system_set_vcc CVWL368.lib(hal_system.o) + 0x000195d4 0x000195d4 0x0000002e Code RO 867 i.hal_timer_deinit CVWL368.lib(hal_timer.o) + 0x00019602 0x00019602 0x0000001a Code RO 869 i.hal_timer_init CVWL368.lib(hal_timer.o) + 0x0001961c 0x0001961c 0x00000048 Code RO 871 i.hal_timer_start CVWL368.lib(hal_timer.o) + 0x00019664 0x00019664 0x00000028 Code RO 873 i.hal_timer_stop CVWL368.lib(hal_timer.o) + 0x0001968c 0x0001968c 0x0000008c Code RO 1038 i.hal_uart_init CVWL368.lib(hal_uart.o) + 0x00019718 0x00019718 0x00000010 Code RO 1041 i.hal_uart_transmit_blocking CVWL368.lib(hal_uart.o) + 0x00019728 0x00019728 0x00000110 Code RO 2302 i.handle_init CVWL368.lib(irq_redirect .o) + 0x00019838 0x00019838 0x000000d4 Code RO 114 i.init_mipi_tx ap_demo.o + 0x0001990c 0x0001990c 0x00000060 Code RO 115 i.init_panel ap_demo.o + 0x0001996c 0x0001996c 0x00000010 Code RO 3 i.main main.o + 0x0001997c 0x0001997c 0x0000010c Code RO 116 i.open_mipi_rx ap_demo.o + 0x00019a88 0x00019a88 0x00000090 Code RO 117 i.pps_update_handle ap_demo.o + 0x00019b18 0x00019b18 0x000003f4 Code RO 1778 i.rx_get_dcs_packet_data CVWL368.lib(hal_internal_vsync.o) + 0x00019f0c 0x00019f0c 0x00000164 Code RO 1779 i.rx_partial_update CVWL368.lib(hal_internal_vsync.o) + 0x0001a070 0x0001a070 0x0000008c Code RO 1780 i.rx_receive_packet CVWL368.lib(hal_internal_vsync.o) + 0x0001a0fc 0x0001a0fc 0x00000180 Code RO 1781 i.rx_receive_pps CVWL368.lib(hal_internal_vsync.o) + 0x0001a27c 0x0001a27c 0x000000a4 Code RO 1782 i.rxbr_irq0_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a320 0x0001a320 0x00000170 Code RO 1783 i.rxbr_irq1_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a490 0x0001a490 0x0000003a Code RO 118 i.send_panel_init_code ap_demo.o + 0x0001a4ca 0x0001a4ca 0x00000002 PAD + 0x0001a4cc 0x0001a4cc 0x0000008c Code RO 1784 i.soft_gen_te CVWL368.lib(hal_internal_vsync.o) + 0x0001a558 0x0001a558 0x00000038 Code RO 119 i.soft_te_timer_cb ap_demo.o + 0x0001a590 0x0001a590 0x00000060 Code RO 120 i.soft_te_timer_init ap_demo.o + 0x0001a5f0 0x0001a5f0 0x0000003c Code RO 121 i.soft_timer3_cb ap_demo.o + 0x0001a62c 0x0001a62c 0x00000048 Code RO 2629 i.sqrt m_ps.l(sqrt.o) + 0x0001a674 0x0001a674 0x000006d8 Code RO 122 i.translate_data ap_demo.o + 0x0001ad4c 0x0001ad4c 0x00000020 Code RO 123 i.tx_display_on ap_demo.o + 0x0001ad6c 0x0001ad6c 0x00000028 Code RO 124 i.tx_panel_reset ap_demo.o + 0x0001ad94 0x0001ad94 0x000000e8 Code RO 1785 i.vidc_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001ae7c 0x0001ae7c 0x000000d0 Code RO 1786 i.vpre_err_reset CVWL368.lib(hal_internal_vsync.o) + 0x0001af4c 0x0001af4c 0x0000019c Code RO 1787 i.vsync_set_te_mode CVWL368.lib(hal_internal_vsync.o) + 0x0001b0e8 0x0001b0e8 0x000024b4 Data RO 125 .constdata ap_demo.o + 0x0001d59c 0x0001d59c 0x000000d2 Data RO 668 .constdata CVWL368.lib(hal_gpio.o) + 0x0001d66e 0x0001d66e 0x00001fde Data RO 907 .constdata CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x0001f64c 0x0001f64c 0x00000001 Data RO 922 .constdata CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x0001f64d 0x0001f64d 0x00000003 PAD + 0x0001f650 0x0001f650 0x00000008 Data RO 1545 .constdata CVWL368.lib(drv_param_init.o) + 0x0001f658 0x0001f658 0x00000186 Data RO 2352 .constdata CVWL368.lib(drv_phy_common.o) + 0x0001f7de 0x0001f7de 0x00000002 PAD + 0x0001f7e0 0x0001f7e0 0x00000048 Data RO 510 .conststring CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001f828 0x0001f828 0x00000134 Data RO 1789 .conststring CVWL368.lib(hal_internal_vsync.o) + 0x0001f95c 0x0001f95c 0x00000030 Data RO 2991 Region$$Table anon$$obj.o + + + Execution Region RW_RAM1 (Exec base: 0x00070000, Load base: 0x0001f98c, Size: 0x00000000, Max: 0x000000f0, ABSOLUTE) + + **** No section assigned to this execution region **** + + + Execution Region RW_RAM2 (Exec base: 0x00070100, Load base: 0x0001f98c, Size: 0x000000c0, Max: 0x000000d0, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00070100 - 0x000000c0 Zero RW 2303 .ARM.__AT_0x00070100 CVWL368.lib(irq_redirect .o) + + + Execution Region RW_RAM3 (Exec base: 0x000701d0, Load base: 0x0001f98c, Size: 0x00003700, Max: 0x00007e30, ABSOLUTE, COMPRESSED[0x000003f4]) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x000701d0 COMPRESSED 0x00000038 Data RW 126 .data ap_demo.o + 0x00070208 COMPRESSED 0x00000049 Data RW 311 .data app_tp_transfer.o + 0x00070251 COMPRESSED 0x00000003 PAD + 0x00070254 COMPRESSED 0x00000008 Data RW 511 .data CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0007025c COMPRESSED 0x00000001 Data RW 603 .data CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0007025d COMPRESSED 0x00000001 Data RW 697 .data CVWL368.lib(hal_i2c_master.o) + 0x0007025e COMPRESSED 0x00000002 PAD + 0x00070260 COMPRESSED 0x0000001c Data RW 725 .data CVWL368.lib(hal_i2c_slave.o) + 0x0007027c COMPRESSED 0x000000e6 Data RW 923 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070362 COMPRESSED 0x00000001 Data RW 926 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070363 COMPRESSED 0x00000001 Data RW 927 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070364 COMPRESSED 0x00000001 Data RW 932 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070365 COMPRESSED 0x00000003 Data RW 933 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070368 COMPRESSED 0x00000005 Data RW 934 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x0007036d COMPRESSED 0x00000003 PAD + 0x00070370 COMPRESSED 0x00000030 Data RW 944 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x000703a0 COMPRESSED 0x00000012 Data RW 1095 .data CVWL368.lib(norflash.o) + 0x000703b2 COMPRESSED 0x00000002 PAD + 0x000703b4 COMPRESSED 0x0000000c Data RW 1148 .data CVWL368.lib(drv_common.o) + 0x000703c0 COMPRESSED 0x00000004 Data RW 1413 .data CVWL368.lib(drv_gpio.o) + 0x000703c4 COMPRESSED 0x00000008 Data RW 1451 .data CVWL368.lib(drv_i2c_dma.o) + 0x000703cc COMPRESSED 0x00000004 Data RW 1480 .data CVWL368.lib(drv_i2c_master.o) + 0x000703d0 COMPRESSED 0x00000008 Data RW 1516 .data CVWL368.lib(drv_i2c_slave.o) + 0x000703d8 COMPRESSED 0x000004a4 Data RW 1546 .data CVWL368.lib(drv_param_init.o) + 0x0007087c COMPRESSED 0x0000000c Data RW 1576 .data CVWL368.lib(drv_pwm.o) + 0x00070888 COMPRESSED 0x00000004 Data RW 1650 .data CVWL368.lib(drv_spi_master.o) + 0x0007088c COMPRESSED 0x00000008 Data RW 1676 .data CVWL368.lib(drv_swire.o) + 0x00070894 COMPRESSED 0x00000001 Data RW 1701 .data CVWL368.lib(drv_sys_cfg.o) + 0x00070895 COMPRESSED 0x00000003 PAD + 0x00070898 COMPRESSED 0x00000050 Data RW 1734 .data CVWL368.lib(drv_timer.o) + 0x000708e8 COMPRESSED 0x00000004 Data RW 1790 .data CVWL368.lib(hal_internal_vsync.o) + 0x000708ec COMPRESSED 0x00000008 Data RW 2155 .data CVWL368.lib(drv_rxbr.o) + 0x000708f4 COMPRESSED 0x00000004 Data RW 2228 .data CVWL368.lib(drv_vidc.o) + 0x000708f8 COMPRESSED 0x00000001 Data RW 2353 .data CVWL368.lib(drv_phy_common.o) + 0x000708f9 COMPRESSED 0x00000003 PAD + 0x000708fc COMPRESSED 0x0000000c Data RW 2373 .data CVWL368.lib(drv_chip_info.o) + 0x00070908 COMPRESSED 0x00000008 Data RW 2522 .data CVWL368.lib(drv_uart.o) + 0x00070910 COMPRESSED 0x0000000c Data RW 2589 .data CVWL368.lib(drv_wdg.o) + 0x0007091c COMPRESSED 0x00000004 Data RW 2960 .data mc_p.l(stdout.o) + 0x00070920 COMPRESSED 0x00000004 Data RW 2972 .data mc_p.l(errno.o) + 0x00070924 - 0x00000190 Zero RW 310 .bss app_tp_transfer.o + 0x00070ab4 - 0x000000c0 Zero RW 509 .bss CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070b74 - 0x00000048 Zero RW 602 .bss CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070bbc - 0x00000100 Zero RW 896 .bss CVWL368.lib(tau_log.o) + 0x00070cbc - 0x000000d0 Zero RW 1043 .bss CVWL368.lib(hal_uart.o) + 0x00070d8c - 0x0000001c Zero RW 1275 .bss CVWL368.lib(drv_dma.o) + 0x00070da8 - 0x00000040 Zero RW 1412 .bss CVWL368.lib(drv_gpio.o) + 0x00070de8 - 0x00000140 Zero RW 1450 .bss CVWL368.lib(drv_i2c_dma.o) + 0x00070f28 - 0x00000958 Zero RW 1788 .bss CVWL368.lib(hal_internal_vsync.o) + 0x00071880 - 0x00001030 Zero RW 1832 .bss CVWL368.lib(dcs_packet_fifo.o) + 0x000728b0 - 0x00000020 Zero RW 2417 .bss CVWL368.lib(hal_spi_slave.o) + 0x000728d0 - 0x00001000 Zero RW 459 STACK startup_armcm0.o + + +============================================================================== + +Image component sizes + + + Code (inc. data) RO Data RW Data ZI Data Debug Object Name + + 6736 874 9396 56 0 41211 ap_demo.o + 1406 184 0 73 400 15766 app_tp_transfer.o + 36 6 0 0 0 533 board.o + 16 0 0 0 0 5691 main.o + 120 18 192 0 4096 2096 startup_armcm0.o + + ---------------------------------------------------------------------- + 8320 1082 9636 132 4496 65297 Object Totals + 0 0 48 0 0 0 (incl. Generated) + 6 0 0 3 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Member Name + + 216 32 0 0 4144 252 dcs_packet_fifo.o + 296 96 0 12 0 256 drv_chip_info.o + 192 82 20 12 0 264 drv_common.o + 420 90 0 0 0 1200 drv_crgu.o + 410 28 0 0 28 796 drv_dma.o + 232 28 0 0 0 340 drv_dsc_dec.o + 1652 500 0 0 0 1332 drv_dsi_rx.o + 1476 118 0 0 0 2428 drv_dsi_tx.o + 118 0 0 0 0 256 drv_efuse.o + 10 0 0 0 0 60 drv_fls.o + 784 112 0 4 64 1236 drv_gpio.o + 588 88 0 8 320 624 drv_i2c_dma.o + 360 86 0 4 0 456 drv_i2c_master.o + 324 74 0 8 0 516 drv_i2c_slave.o + 668 6 0 0 0 1444 drv_lcdc.o + 492 28 0 0 0 1112 drv_memc.o + 112 36 8 1188 0 376 drv_param_init.o + 428 30 390 1 0 664 drv_phy_common.o + 140 32 0 12 0 316 drv_pwm.o + 112 24 0 0 0 180 drv_pwr.o + 682 66 0 8 0 1448 drv_rxbr.o + 104 24 0 4 0 188 drv_spi_master.o + 160 20 0 8 0 260 drv_swire.o + 300 64 0 1 0 628 drv_sys_cfg.o + 354 34 0 80 0 932 drv_timer.o + 698 18 0 8 0 680 drv_uart.o + 510 28 0 4 0 1452 drv_vidc.o + 156 22 0 12 0 316 drv_wdg.o + 3020 308 72 8 192 1660 hal_dsi_rx_ctrl.o + 4312 278 0 1 72 2384 hal_dsi_tx_ctrl.o + 450 48 210 0 0 752 hal_gpio.o + 212 40 0 1 0 340 hal_i2c_master.o + 544 76 0 28 0 400 hal_i2c_slave.o + 6676 1502 308 4 2392 2264 hal_internal_vsync.o + 116 4 0 0 0 148 hal_pwm.o + 14 0 0 0 0 68 hal_spi_master.o + 580 32 0 0 32 136 hal_spi_slave.o + 40 0 0 0 0 136 hal_swire.o + 196 32 0 0 0 408 hal_system.o + 184 6 0 0 0 276 hal_timer.o + 156 18 0 0 208 144 hal_uart.o + 1076 324 0 0 192 1980 irq_redirect .o + 48 10 0 18 0 68 norflash.o + 58 0 0 0 0 128 tau_delay.o + 60 10 0 0 256 156 tau_log.o + 1592 62 8159 289 0 17708 app_tp_for_custom_s8.o + 200 20 0 0 0 76 ceil.o + 72 6 0 0 0 76 sqrt.o + 86 0 0 0 0 0 __dczerorl2.o + 0 0 0 0 0 0 entry.o + 0 0 0 0 0 0 entry10a.o + 0 0 0 0 0 0 entry11a.o + 8 4 0 0 0 0 entry2.o + 4 0 0 0 0 0 entry5.o + 0 0 0 0 0 0 entry7b.o + 0 0 0 0 0 0 entry8b.o + 8 4 0 0 0 0 entry9a.o + 12 6 0 4 0 60 errno.o + 30 0 0 0 0 0 handlers.o + 40 0 0 0 0 72 idiv.o + 36 8 0 0 0 68 init.o + 0 0 0 0 0 0 iusefp.o + 32 0 0 0 0 68 llshl.o + 38 0 0 0 0 68 llsshr.o + 34 0 0 0 0 68 llushr.o + 36 0 0 0 0 60 memcpya.o + 36 0 0 0 0 100 memseta.o + 2298 104 0 0 0 544 printfa.o + 0 0 0 4 0 0 stdout.o + 44 0 0 0 0 72 uidiv.o + 96 0 0 0 0 84 uldiv.o + 40 2 0 0 0 68 cdcmple.o + 40 2 0 0 0 68 cdrcmple.o + 20 0 0 0 0 68 cfrcmple.o + 356 4 0 0 0 140 dadd.o + 240 6 0 0 0 84 ddiv.o + 236 0 0 0 0 216 depilogue.o + 72 10 0 0 0 72 dfixi.o + 60 10 0 0 0 68 dfixui.o + 64 10 0 0 0 68 dfixul.o + 28 4 0 0 0 68 dfltui.o + 208 6 0 0 0 88 dmul.o + 162 0 0 0 0 80 dsqrt.o + 40 0 0 0 0 60 f2d.o + 178 0 0 0 0 108 fadd.o + 124 0 0 0 0 72 fdiv.o + 130 0 0 0 0 144 fepilogue.o + 50 0 0 0 0 60 ffixi.o + 40 0 0 0 0 60 ffixui.o + 22 0 0 0 0 68 fflti.o + 14 0 0 0 0 68 ffltui.o + 122 0 0 0 0 72 fmul.o + 24 0 0 0 0 60 fscalb.o + + ---------------------------------------------------------------------- + 36756 4722 9172 1744 7900 52444 Library Totals + 48 0 5 13 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Name + + 29736 4454 1008 1434 7900 31460 CVWL368.lib + 1592 62 8159 289 0 17708 CVWL368_NOTE10_TP.lib + 272 26 0 0 0 152 m_ps.l + 2838 126 0 8 0 1264 mc_p.l + 2270 54 0 0 0 1860 mf_p.l + + ---------------------------------------------------------------------- + 36756 4722 9172 1744 7900 52444 Library Totals + + ---------------------------------------------------------------------- + +============================================================================== + + + Code (inc. data) RO Data RW Data ZI Data Debug + + 45076 5804 18808 1876 12396 93257 Grand Totals + 45076 5804 18808 1012 12396 93257 ELF Image Totals (compressed) + 45076 5804 18808 1012 0 0 ROM Totals + +============================================================================== + + Total RO Size (Code + RO Data) 63884 ( 62.39kB) + Total RW Size (RW Data + ZI Data) 14272 ( 13.94kB) + Total ROM Size (Code + RO Data + RW Data) 64896 ( 63.38kB) + +============================================================================== + diff --git a/project/ISP_368/Listings/ISP_368_0109.map b/project/ISP_368/Listings/ISP_368_0109.map new file mode 100644 index 0000000..5156f12 --- /dev/null +++ b/project/ISP_368/Listings/ISP_368_0109.map @@ -0,0 +1,5230 @@ +Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] + +============================================================================== + +Section Cross References + + main.o(i.main) refers to board.o(i.board_Init) for board_Init + main.o(i.main) refers to ap_demo.o(i.ap_demo) for ap_demo + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.PWM_Task) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.PWM_Task) refers to ap_demo.o(.data) for read_bl_data + ap_demo.o(i.PWM_init) refers to hal_pwm.o(i.hal_pwm_out_init) for hal_pwm_out_init + ap_demo.o(i.PWM_init) refers to hal_pwm.o(i.hal_pwm_out_config_all) for hal_pwm_out_config_all + ap_demo.o(i.ap_dcs_read) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) for hal_dsi_rx_ctrl_send_ack_cmd + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) for hal_dsi_rx_ctrl_get_max_ret_size + ap_demo.o(i.ap_dcs_read) refers to ap_demo.o(.data) for phone_DisplayOFF_flag + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_I2C_init) for app_tp_I2C_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.open_mipi_rx) for open_mipi_rx + ap_demo.o(i.ap_demo) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.PWM_init) for PWM_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_te_timer_init) for soft_te_timer_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_mipi_tx) for init_mipi_tx + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_init) for app_tp_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.tx_display_on) for tx_display_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_phone_clear_reset_on) for app_tp_phone_clear_reset_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_start) for app_tp_transfer_screen_start + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_ap_reset_int) for hal_gpio_set_ap_reset_int + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.PWM_Task) for PWM_Task + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.app_tp_calibration_exec) for app_tp_calibration_exec + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_int) for app_tp_transfer_screen_int + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) for hal_dsi_tx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) for hal_dsi_tx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) for hal_dsi_rx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) for hal_dsi_rx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_open) for hal_swire_open + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_deinit) for hal_swire_deinit + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_stop) for hal_timer_stop + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_deinit) for hal_timer_deinit + ap_demo.o(i.ap_demo) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_demo) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_in + ap_demo.o(i.ap_demo) refers to ap_demo.o(.data) for phone_DisplayOFF_count + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_timer3_cb) for soft_timer3_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.ap_reset_cb) for ap_reset_cb + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(.data) for value_reg_ca + ap_demo.o(i.ap_get_reg_df) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.ap_get_reg_df) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) for hal_dsi_tx_ctrl_set_ccm + ap_demo.o(i.ap_get_reg_df) refers to ap_demo.o(.data) for value_reg_df + ap_demo.o(i.ap_reset_cb) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_pvd) for hal_system_set_pvd + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(.data) for value_reg_b1 + ap_demo.o(i.ap_set_display_off) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_display_off) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_display_on) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.ap_set_exit_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_exit_sleep_mode) refers to ap_demo.o(.data) for g_exit_sleep_mode + ap_demo.o(i.ap_set_tp_calibration_04) refers to ap_demo.o(.data) for g_calibration_flag + ap_demo.o(i.app_tp_calibration_exec) refers to app_tp_transfer.o(i.ap_tp_calibration) for ap_tp_calibration + ap_demo.o(i.app_tp_calibration_exec) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.app_tp_calibration_exec) refers to ap_demo.o(.data) for g_calibration_flag + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) for hal_dsi_tx_ctrl_create_handle + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) for hal_dsi_tx_ctrl_set_overwrite_rgb + ap_demo.o(i.init_mipi_tx) refers to ap_demo.o(.data) for g_tx_ctrl_handle + ap_demo.o(i.init_panel) refers to ap_demo.o(i.tx_panel_reset) for tx_panel_reset + ap_demo.o(i.init_panel) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) for hal_dsi_tx_ctrl_enter_init_panel_mode + ap_demo.o(i.init_panel) refers to ap_demo.o(i.send_panel_init_code) for send_panel_init_code + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.init_panel) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) for hal_dsi_tx_ctrl_exit_init_panel_mode + ap_demo.o(i.init_panel) refers to ap_demo.o(.constdata) for panel_init_code + ap_demo.o(i.open_mipi_rx) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) for hal_dsi_rx_ctrl_create_handle + ap_demo.o(i.open_mipi_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) for hal_dsi_rx_ctrl_pre_init_pps + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) for hal_dsi_rx_ctrl_set_cus_sync_line + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) for hal_dsi_rx_ctrl_set_cus_esc_clk + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.constdata) for g_cus_rx_dcs_execute_table + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.ap_dcs_read) for ap_dcs_read + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.pps_update_handle) for pps_update_handle + ap_demo.o(i.pps_update_handle) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) for hal_dsi_rx_ctrl_toggle_resolution + ap_demo.o(i.pps_update_handle) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.pps_update_handle) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.send_panel_init_code) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) for hal_dsi_tx_ctrl_write_array_cmd + ap_demo.o(i.send_panel_init_code) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + ap_demo.o(i.soft_te_timer_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) for hal_dsi_rx_ctrl_set_hw_tear_mode + ap_demo.o(i.soft_te_timer_cb) refers to ap_demo.o(.data) for panel_display_done + ap_demo.o(i.soft_te_timer_init) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.soft_te_timer_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.soft_te_timer_init) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.soft_te_timer_init) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_te_timer_init) refers to ap_demo.o(.data) for g_rx_ctrl_handle + ap_demo.o(i.soft_te_timer_init) refers to ap_demo.o(i.soft_te_timer_cb) for soft_te_timer_cb + ap_demo.o(i.soft_timer3_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_timer3_cb) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_count + ap_demo.o(i.soft_timer3_cb) refers to ap_demo.o(.data) for phone_DisplayOFF_count + ap_demo.o(i.translate_data) refers to idiv.o(.text) for __aeabi_idivmod + ap_demo.o(i.translate_data) refers to ap_demo.o(.data) for value_reg_b1 + ap_demo.o(i.tx_display_on) refers to ap_demo.o(i.init_panel) for init_panel + ap_demo.o(i.tx_display_on) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + ap_demo.o(i.tx_display_on) refers to ap_demo.o(.data) for g_tx_ctrl_handle + ap_demo.o(i.tx_panel_reset) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.tx_panel_reset) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_on) for ap_set_display_on + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_off) for ap_set_display_off + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_df) for ap_get_reg_df + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_ca) for ap_get_reg_ca + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_backlight) for ap_set_backlight + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_enter_sleep_mode) for ap_set_enter_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_exit_sleep_mode) for ap_set_exit_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_tp_calibration_04) for ap_set_tp_calibration_04 + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.S20_Start_init) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.S20_Start_init) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_screen_int_init) for app_tp_screen_int_init + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.bss) for s_screen_read_buffer + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.data) for MI10_PRO_screen_init_data1 + app_tp_transfer.o(i.S20_Start_init) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.ap_tp_calibration) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.ap_tp_calibration) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(.data) for MI10_PRO_TP_Tuning_data2 + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_init) for hal_i2c_s_init + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_set_transfer) for hal_i2c_s_set_transfer + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(i.app_tp_i2cs_callback) for app_tp_i2cs_callback + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(.bss) for s_phone_read_buffer + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_transfer_phone) for app_tp_transfer_phone + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_init) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + app_tp_transfer.o(i.app_tp_init) refers to hal_i2c_master.o(i.hal_i2c_m_dma_init) for hal_i2c_m_dma_init + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_phone_output_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_m_read) refers to hal_i2c_master.o(i.hal_i2c_m_dma_read) for hal_i2c_m_dma_read + app_tp_transfer.o(i.app_tp_m_transfer_complate) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_m_write) refers to hal_i2c_master.o(i.hal_i2c_m_dma_write) for hal_i2c_m_dma_write + app_tp_transfer.o(i.app_tp_phone_clear_reset_on) refers to app_tp_transfer.o(.data) for s_phone_reset_flag + app_tp_transfer.o(i.app_tp_phone_reset_on) refers to app_tp_transfer.o(.data) for s_phone_reset_flag + app_tp_transfer.o(i.app_tp_s_read) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_write_complate) for hal_i2c_s_write_complate + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_read_complate) for hal_i2c_s_read_complate + app_tp_transfer.o(i.app_tp_s_write) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_write) for hal_i2c_s_dma_write + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_screen_init) refers to tau_delay.o(i.delayUs) for delayUs + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_transfer.o(i.app_tp_screen_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_screen_int_callback) refers to app_tp_transfer.o(.data) for s_screen_int_flag + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_ctrl_eint) for hal_gpio_ctrl_eint + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_init_eint) for hal_gpio_init_eint + app_tp_transfer.o(i.app_tp_screen_int_init) refers to hal_gpio.o(i.hal_gpio_reg_eint_cb) for hal_gpio_reg_eint_cb + app_tp_transfer.o(i.app_tp_screen_int_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_screen_int_init) refers to app_tp_transfer.o(i.app_tp_screen_int_callback) for app_tp_screen_int_callback + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) for app_tp_phone_analysis_data + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_transfer.o(i.app_tp_s_read) for app_tp_s_read + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_transfer.o(i.app_tp_s_write) for app_tp_s_write + app_tp_transfer.o(i.app_tp_transfer_phone) refers to app_tp_transfer.o(.bss) for s_phone_read_buffer + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.app_tp_m_transfer_complate) for app_tp_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.S20_Start_init) for S20_Start_init + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(.data) for s_screen_const_transfer_count + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_for_custom_s8.o(.constdata) for screen_reg_start_data_size + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_screen_int_lvl_low) for app_tp_screen_int_lvl_low + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_transfer_complate) for app_tp_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) for app_tp_screen_analysis_int + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.data) for s_screen_init_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.bss) for s_screen_read_buffer + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(.data) for s_screen_init_complate + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init) for hal_system_init + board.o(i.board_Init) refers to hal_system.o(i.hal_system_enable_systick) for hal_system_enable_systick + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init_console) for hal_system_init_console + board.o(i.board_Init) refers to hal_system.o(i.hal_system_set_phy_calibration) for hal_system_set_phy_calibration + startup_armcm0.o(RESET) refers to startup_armcm0.o(STACK) for __initial_sp + startup_armcm0.o(RESET) refers to startup_armcm0.o(.text) for Reset_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.HardFault_Handler) for HardFault_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SysTick_Handler) for SysTick_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VIDC_IRQn_Handler) for VIDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.LCDC_IRQn_Handler) for LCDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_RX_IRQn_Handler) for MIPI_RX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_TX_IRQn_Handler) for MIPI_TX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MEMC_IRQn_Handler) for MEMC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VPRE_IRQn_Handler) for VPRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.FLSCTRL_IRQn_Handler) for FLSCTRL_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.DMA_IRQn_Handler) for DMA_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER0_IRQn_Handler) for TIMER0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER1_IRQn_Handler) for TIMER1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER2_IRQn_Handler) for TIMER2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER3_IRQn_Handler) for TIMER3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.WDG_IRQn_Handler) for WDG_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.UART_IRQn_Handler) for UART_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C0_IRQn_Handler) for I2C0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C1_IRQn_Handler) for I2C1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIS_IRQn_Handler) for SPIS_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIM_IRQn_Handler) for SPIM_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.ADC_IRQn_Handler) for ADC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.PWMDET_IRQn_Handler) for PWMDET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SWIRE_IRQn_Handler) for SWIRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.AP_NRESET_IRQn_Handler) for AP_NRESET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT0_IRQn_Handler) for EXTI_INT0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT1_IRQn_Handler) for EXTI_INT1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT2_IRQn_Handler) for EXTI_INT2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT3_IRQn_Handler) for EXTI_INT3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT4_IRQn_Handler) for EXTI_INT4_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT5_IRQn_Handler) for EXTI_INT5_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT6_IRQn_Handler) for EXTI_INT6_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT7_IRQn_Handler) for EXTI_INT7_IRQn_Handler + startup_armcm0.o(.text) refers to entry.o(.ARM.Collect$$$$00000000) for __main + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_module_enable) for drv_vidc_set_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) for hal_internal_vsync_get_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) for dcs_packet_get_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) for dcs_packet_free_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg) for drv_dsi_rx_set_ddi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg) for drv_dsi_rx_set_ipi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to drv_memc.o(i.drv_memc_gen_a_tear_signal) for drv_memc_gen_a_tear_signal + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) for drv_dsi_rx_get_max_ret_size + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) for hal_dsi_rx_ctrl_init_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_rx) for hal_internal_vsync_init_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) for hal_dsi_rx_ctrl_init_dsi_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) for hal_dsi_rx_ctrl_init_rxbr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) for hal_dsi_rx_ctrl_init_vidc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) for hal_dsi_rx_ctrl_init_memc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_chip_info.o(i.drv_chip_rx_init_done) for drv_chip_rx_init_done + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) for drv_dsi_rx_set_ctrl_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) for drv_dsi_rx_set_up_phy + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) for drv_dsi_rx_set_lane_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_inten) for drv_dsi_rx_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) for drv_dsi_rx_set_resp_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_color_format) for drv_rxbr_set_color_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) for drv_rxbr_set_ltpo_drop_th + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_cfg) for drv_rxbr_set_usr_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_col) for drv_rxbr_set_usr_col + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_row) for drv_rxbr_set_usr_row + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) for drv_rxbr_hline_rcv_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_src_parameter) for drv_vidc_set_src_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_dst_parameter) for drv_vidc_set_dst_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_init_module_enable) for drv_vidc_init_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_rotation) for drv_vidc_set_rotation + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_h) for drv_param_init_get_scld_filter_h + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_v) for drv_param_init_get_scld_filter_v + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitr) for drv_vidc_set_p2r_hinitr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitb) for drv_vidc_set_p2r_hinitb + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_p2r_filter_init) for drv_param_p2r_filter_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) for drv_vidc_set_p2r_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_mirror) for drv_vidc_set_mirror + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pu_ctrl) for drv_vidc_set_pu_ctrl + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) for drv_rxbr_set_ack_pkt_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to hal_dsi_rx_ctrl.o(.conststring) for .conststring + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_param_init.o(i.drv_param_init_set_scld_filter) for drv_param_init_set_scld_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) for hal_internal_vsync_set_sync_line + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) for hal_internal_vsync_set_dcs_direct_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) for drv_dsi_rx_calc_ipi_tx_delay + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) for drv_dsi_rx_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_update_src_format) for drv_vidc_update_src_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_dsi_rx.o(i.drv_dsi_rx_power_up) for drv_dsi_rx_power_up + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) for hal_internal_sync_input_resolution_change + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fscalb.o(.text) for __ARM_scalbnf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fflti.o(.text) for __aeabi_i2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) for drv_dsi_tx_set_video_chunk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) for drv_dsi_tx_set_video_timing + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fadd.o(.text) for __aeabi_fsub + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffixui.o(.text) for __aeabi_f2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) for drv_dsi_tx_phy_ulps_enter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) for drv_dsi_tx_phy_ulps_exit + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) for hal_dsi_tx_ctrl_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_tx) for hal_internal_vsync_init_tx + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) for hal_dsi_tx_config_params_for_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) for hal_dsi_tx_count_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) for hal_dsi_tx_init_phy_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) for drv_dsi_tx_phy_test_setup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) for hal_lcdc_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) for hal_lcdc_init_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) for hal_dsi_tx_init_dpi_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) for hal_dsi_tx_init_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) for hal_dsi_tx_init_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) for hal_dsi_tx_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) for drv_dsi_tx_phy_status_ready + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_powerup) for drv_dsi_tx_powerup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload) for drv_dsi_tx_command_get_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memcpya.o(.text) for __aeabi_memcpy + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_param_init.o(i.drv_param_init_set_sclu_filter) for drv_param_init_set_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) for drv_lcdc_config_overwrite_rgb + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) for drv_lcdc_config_partial_display_enable + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_area) for drv_lcdc_config_partial_display_area + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_vpg) for drv_dsi_tx_set_vpg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) for drv_lcdc_set_video_hw_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) for drv_dsi_tx_edpi_cmd_size + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) for hal_dsi_tx_init_video_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) for drv_dsi_tx_dpi_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) for drv_dsi_tx_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) for drv_dsi_tx_dpi_lpcmd_time + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_int) for drv_dsi_tx_config_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) for drv_dsi_tx_phy_lane_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) for drv_dsi_tx_phy_time_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_response_mode) for drv_dsi_tx_response_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) for drv_dsi_tx_set_time_out_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) for drv_dsi_tx_timeout_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) for drv_dsi_tx_phy_clock_lane_auto_lp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) for drv_dsi_tx_video_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) for drv_dsi_tx_set_bta_ack + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) for drv_dsi_tx_video_mode_disable_hact_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) for hal_dsi_tx_calc_video_chunks + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_header) for drv_dsi_tx_command_header + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_disp_mode) for drv_lcdc_config_disp_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_edpi_mode) for drv_lcdc_config_edpi_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_thresh) for drv_lcdc_config_thresh + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) for drv_lcdc_config_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_step) for drv_lcdc_config_scale_up_step + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) for hal_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) for hal_lcdc_config_rgb_to_pentile + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) for hal_lcdc_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_div) for drv_crgu_set_dpi_pre_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_src) for drv_crgu_set_dpi_pre_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_mux_src) for drv_crgu_set_dpi_mux_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_timing) for drv_lcdc_config_dpi_timing + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_div) for drv_crgu_set_lcdc_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_src) for drv_crgu_set_lcdc_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) for hal_internal_vsync_get_sync_line + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_config_int) for drv_lcdc_config_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to drv_gpio.o(i.drv_gpio_set_int) for drv_gpio_set_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_input_data) refers to drv_gpio.o(i.drv_gpio_get_input_data) for drv_gpio_get_input_data + hal_gpio.o(i.hal_gpio_get_int_type) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_pull_state) refers to drv_gpio.o(i.drv_gpio_get_pull_state) for drv_gpio_get_pull_state + hal_gpio.o(i.hal_gpio_get_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) for drv_sys_cfg_sel_gpio_group + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) for drv_sys_cfg_sel_int_trig + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_input) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_init_output) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to drv_gpio.o(i.drv_gpio_register_callback) for drv_gpio_register_callback + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_gpio.o(i.drv_gpio_register_ap_reset_callback) for drv_gpio_register_ap_reset_callback + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) for drv_sys_cfg_sel_ap_rst_trig + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to drv_gpio.o(i.drv_gpio_set_driving_strength) for drv_gpio_set_driving_strength + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode3) for drv_gpio_set_mode3 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode2) for drv_gpio_set_mode2 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode1) for drv_gpio_set_mode1 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode0) for drv_gpio_set_mode0 + hal_gpio.o(i.hal_gpio_set_mode) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_output_data) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_set_pull_state) refers to drv_gpio.o(i.drv_gpio_set_pull_state) for drv_gpio_set_pull_state + hal_gpio.o(i.hal_gpio_set_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to drv_gpio.o(i.drv_gpio_set_schmitt_trigger) for drv_gpio_set_schmitt_trigger + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to drv_gpio.o(i.drv_gpio_set_slew_rate) for drv_gpio_set_slew_rate + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to hal_gpio.o(.constdata) for .constdata + hal_i2c_master.o(i.hal_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_deinit) for drv_i2c_m_deinit + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_master_init) for drv_i2c_master_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_set_callback) for drv_i2c_m_set_callback + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_enable_intr) for drv_i2c_m_enable_intr + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) for drv_i2c_enable_rx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_i2c_master.o(i.hal_i2c_master_irq_callback) for hal_i2c_master_irq_callback + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to drv_i2c_dma.o(i.drv_i2c_master_read_dma) for drv_i2c_master_read_dma + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_master_write_dma) for drv_i2c_master_write_dma + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_master.o(i.hal_i2c_m_transfer_complate) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) for drv_i2c_m_clear_it_pending_bit + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to hal_i2c_master.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_deinit) for drv_i2c_s_deinit + hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_slave_write_dma) for drv_i2c_slave_write_dma + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num) refers to drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num) for drv_i2c_s_get_tx_byte_num + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_slave_init) for drv_i2c_slave_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_set_callback) for drv_i2c_s_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_enable_intr) for drv_i2c_s_enable_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) for drv_i2c_set_dma_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) for hal_i2c_slave_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) for hal_i2c_s_dma_user_callback + hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_read_data) for drv_i2c_s_read_data + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_slave.o(i.hal_i2c_s_set_transfer) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) for drv_i2c_s_clear_it_pending_bit + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(.data) for tx_byte_num + hal_pwm.o(i.hal_pwm_in_clear_int) refers to drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all) for drv_pwm_in_clear_pwm_int_all + hal_pwm.o(i.hal_pwm_in_config_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_in_ctrl_int) refers to drv_pwm.o(i.drv_pwm_in_set_sys_int) for drv_pwm_in_set_sys_int + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_get_current_count) refers to drv_pwm.o(i.drv_pwm_in_get_current_count) for drv_pwm_in_get_current_count + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_pwm.o(i.drv_pwm_in_get_high_period) for drv_pwm_in_get_high_period + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_pwm.o(i.drv_pwm_in_get_low_period) for drv_pwm_in_get_low_period + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_pwm.o(i.drv_pwm_in_get_counter_period) for drv_pwm_in_get_counter_period + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_in_init) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_register_callback) refers to drv_pwm.o(i.drv_pwm_in_register_callback) for drv_pwm_in_register_callback + hal_pwm.o(i.hal_pwm_in_set_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_config_all) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sel_io) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_all) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_get_sync_flag) for drv_pwm_out_get_sync_flag + hal_pwm.o(i.hal_pwm_out_sync_all) refers to tau_delay.o(i.delayUs) for delayUs + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_common.o(.data) for g_system_clock + hal_spi_master.o(i.hal_spi_m_callback) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_master.o(i.hal_spi_m_callback) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_clear_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_deinit) for drv_spi_m_deinit + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_gpio_init) for hal_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_master_init) for drv_spi_master_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_ch6_init) for drv_spi_dma_ch6_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) for drv_spi_set_dma_ch6_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_callback) for hal_spi_m_callback + hal_spi_master.o(i.hal_spi_m_dma_read) refers to drv_spi_dma.o(i.drv_spim_dma_read) for drv_spim_dma_read + hal_spi_master.o(i.hal_spi_m_dma_read) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_dma_write) refers to drv_spi_dma.o(i.drv_spim_dma_write) for drv_spim_dma_write + hal_spi_master.o(i.hal_spi_m_dma_write) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_get_transfer_complate) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_gpio_init) refers to drv_spi_master.o(i.drv_spi_m_gpio_init) for drv_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_read_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_swire.o(i.hal_swire_deinit) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_swire_div) for drv_crgu_set_swire_div + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_swire.o(i.hal_swire_init) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_open) refers to drv_swire.o(i.drv_swire_set_power_down) for drv_swire_set_power_down + hal_swire.o(i.hal_swire_register_callback) refers to drv_swire.o(i.drv_swire_register_callback) for drv_swire_register_callback + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + hal_swire.o(i.hal_swire_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_bit_time) for drv_swire_set_bit_time + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_pulse_count) for drv_swire_set_pulse_count + hal_swire.o(i.hal_swire_start) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_deep_sleep_mode) refers to drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode) for drv_pwr_enter_deep_sleep_mode + hal_system.o(i.hal_system_disable_systick) refers to drv_common.o(i.drv_common_disable_systick) for drv_common_disable_systick + hal_system.o(i.hal_system_enable_systick) refers to drv_common.o(i.drv_common_enable_systick) for drv_common_enable_systick + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + hal_system.o(i.hal_system_flash_read) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_dual_read) for norflash_dual_read + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_erase_block) for norflash_erase_block + hal_system.o(i.hal_system_flash_write) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_write) for norflash_write + hal_system.o(i.hal_system_get_tick) refers to drv_common.o(i.drv_common_get_tick) for drv_common_get_tick + hal_system.o(i.hal_system_idle_mode) refers to drv_common.o(i.drv_common_idle_mode) for drv_common_idle_mode + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_system_clk_src) for drv_pwr_set_system_clk_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_src) for drv_crgu_set_ahb_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_pre_div) for drv_crgu_set_ahb_pre_div + hal_system.o(i.hal_system_init) refers to irq_redirect .o(i.handle_init) for handle_init + hal_system.o(i.hal_system_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) for drv_sys_cfg_clear_all_int + hal_system.o(i.hal_system_init) refers to drv_common.o(i.drv_common_system_init) for drv_common_system_init + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_init) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_init_console) refers to hal_uart.o(i.hal_uart_init) for hal_uart_init + hal_system.o(i.hal_system_register_systick_cb) refers to drv_common.o(i.drv_common_systick_register_cb) for drv_common_systick_register_cb + hal_system.o(i.hal_system_set_phy_calibration) refers to drv_phy_common.o(i.drv_phy_enable_calibration) for drv_phy_enable_calibration + hal_system.o(i.hal_system_set_pvd) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_set_vcc) refers to drv_pwr.o(i.drv_pwr_set_cp_mode) for drv_pwr_set_cp_mode + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_connect) for drv_fls_gpio_connect + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + hal_system.o(i.hal_system_sleep_mode) refers to drv_crgu.o(i.drv_crgu_config_clocks) for drv_crgu_config_clocks + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_get_status) refers to drv_timer.o(i.drv_timer_get_status) for drv_timer_get_status + hal_timer.o(i.hal_timer_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_init) refers to drv_timer.o(i.drv_timer_set_prescaler) for drv_timer_set_prescaler + hal_timer.o(i.hal_timer_set_repeat) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start_ex) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start_ex) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + tau_delay.o(i.delayMs) refers to tau_delay.o(i.delayUs) for delayUs + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0vsprintf) for vsprintf + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0printf) for __2printf + tau_log.o(i.LOG_printf) refers to tau_log.o(.bss) for .bss + tau_log.o(i.fgetc) refers to hal_uart.o(i.hal_uart_receive_blocking) for hal_uart_receive_blocking + tau_log.o(i.fputc) refers to hal_uart.o(i.hal_uart_transmit_blocking) for hal_uart_transmit_blocking + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.constdata) for .constdata + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to tau_log.o(i.LOG_printf) for LOG_printf + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to uidiv.o(.text) for __aeabi_uidivmod + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_1 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_2 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_3 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_4 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_5 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_6 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_7 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_back + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_back + hal_uart.o(i.hal_uart_deinit) refers to drv_dma.o(i.drv_dma_deinit) for drv_dma_deinit + hal_uart.o(i.hal_uart_deinit) refers to drv_uart.o(i.UART_Deinit) for UART_Deinit + hal_uart.o(i.hal_uart_dmacallback) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_uart.o(i.hal_uart_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_uart.o(i.hal_uart_init) refers to drv_uart.o(i.UART_init) for UART_init + hal_uart.o(i.hal_uart_init) refers to drv_common.o(.data) for g_system_clock + hal_uart.o(i.hal_uart_init) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_blocking) refers to drv_uart.o(i.UART_ReadBlocking) for UART_ReadBlocking + hal_uart.o(i.hal_uart_receive_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferReceiveDMA) for UART_TransferReceiveDMA + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + hal_uart.o(i.hal_uart_transmit_blocking) refers to drv_uart.o(i.UART_WriteBlocking) for UART_WriteBlocking + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferSendDMA) for UART_TransferSendDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + norflash.o(i.app_fls_ctrl_Handler) refers to drv_fls.o(i.fls_clr_interrupt_flag) for fls_clr_interrupt_flag + norflash.o(i.app_fls_ctrl_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + norflash.o(i.app_fls_ctrl_Handler) refers to norflash.o(.data) for .data + norflash.o(i.norflash_best_cfg_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + norflash.o(i.norflash_best_cfg_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_check_id) refers to norflash.o(i.norflash_read_id) for norflash_read_id + norflash.o(i.norflash_check_id) refers to tau_delay.o(i.delayUs) for delayUs + norflash.o(i.norflash_check_id) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_callback) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_read_prepare) for fls_dma_read_prepare + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_read) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_read) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_write_prepare) for fls_dma_write_prepare + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_dma_write) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_en_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_dual_hstatus) for norflash_get_dual_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_hstatus) for norflash_get_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en_quad_check) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_block) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_chip) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_sector) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_ex4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_exit_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_spi_config) for fls_get_default_spi_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_fls_config) for fls_get_default_fls_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_tuning) for fls_get_default_tuning + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_init) for fls_init + norflash.o(i.norflash_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_init) refers to drv_fls.o(.data) for g_fls_tuning + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qcmd_enable) for fls_qcmd_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_config_reg) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_id) refers to drv_fls.o(i.fls_read_cmd) for fls_read_cmd + norflash.o(i.norflash_set_best_cfg) refers to memseta.o(.text) for __aeabi_memclr4 + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_write_disable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_disable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_disable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_disable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_enable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_enable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_enable) for norflash_big_end_enable + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_en_scr) for fls_en_scr + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_clear) for norflash_big_end_clear + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_scr_clear) for fls_scr_clear + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + drv_common.o(i.app_HardFault_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_common.o(i.app_SysTick_Handler) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_enable_systick) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_common.o(i.drv_common_enable_systick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_get_tick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_system_init) refers to drv_chip_info.o(i.drv_chip_info_init) for drv_chip_info_init + drv_common.o(i.drv_common_systick_register_cb) refers to drv_common.o(.data) for .data + drv_dma.o(i.app_dma_irq_handler) refers to drv_dma.o(i.drv_dma_irq_handler) for drv_dma_irq_handler + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_set_ccr) for drv_dma_set_ccr + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_dma.o(i.drv_dma_clear_flag) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_create_handle) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_disenable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_enable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dma.o(i.drv_dma_enable_cycle) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_get_remaining_bytes) refers to drv_dma.o(i.drv_dma_channel_is_active) for drv_dma_channel_is_active + drv_dma.o(i.drv_dma_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_init) refers to drv_dma.o(i.drv_dma_ahb_init) for drv_dma_ahb_init + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_get_channel_flag) for drv_dma_get_channel_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_m2m_init) refers to memseta.o(.text) for __aeabi_memclr4 + drv_dma.o(i.drv_dma_m2m_init) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_dma.o(i.drv_dma_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_dma.o(i.drv_dma_set_burst) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_set_transfer) refers to drv_dma.o(i.drv_dma_set_burst) for drv_dma_set_burst + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_fls.o(i.drv_fls_gpio_connect) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + drv_fls.o(i.drv_fls_gpio_disconnect) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_EnableClk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_busy_pending) refers to norflash.o(i.norflash_get_status) for norflash_get_status + drv_fls.o(i.fls_de_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_de_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_fls.o(i.fls_de_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_ctrl_cfg_init) for fls_ctrl_cfg_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_set_tuning) for fls_set_tuning + drv_fls.o(i.fls_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_enable_it) for fls_enable_it + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) for drv_ap_rst_trig_edge_detect + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_get_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_register_ap_reset_callback) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.drv_gpio_register_callback) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_set_driving_strength) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_gpio.o(i.drv_gpio_set_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_schmitt_trigger) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_slew_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_dma.o(i.drv_i2c_dma_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) for drv_i2c_master_write_read_cmd + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.bss) for .bss + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(i.drv_i2c_dma_callback) for drv_i2c_dma_callback + drv_i2c_dma.o(i.drv_i2c_slave_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_master.o(i.app_I2C1_IRQn_Handler) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_disable_intr) for drv_i2c_m_disable_intr + drv_i2c_master.o(i.drv_i2c_m_enable_intr) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_read_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_m_set_callback) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_set_sys_mask) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_write_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_i2c_master.o(i.drv_i2c_master_init) refers to drv_common.o(.data) for g_system_clock + drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_disable_intr) for drv_i2c_s_disable_intr + drv_i2c_slave.o(i.drv_i2c_s_enable_intr) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_s_set_callback) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_set_sys_mask) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_param_init.o(i.drv_param_init_get_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_h) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_v) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_ccm) refers to memcpya.o(.text) for __aeabi_memcpy4 + drv_param_init.o(i.drv_param_init_set_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_scld_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_p2r_filter_init) refers to drv_param_init.o(.constdata) for .constdata + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_register_callback) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_rx_dma) for drv_spi_s_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_dma_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_switch_sclk) for drv_spi_m_switch_sclk + drv_spi_master.o(i.drv_spi_m_disable_int) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.drv_spi_m_set_intr_callback) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_spi_master.o(i.drv_spi_master_init) refers to drv_common.o(.data) for g_system_clock + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_register_callback) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(.data) for .data + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(.data) for .data + drv_timer.o(i.app_TIMER0_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER1_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER2_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER3_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_enable) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_get_instance) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_status) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_clear_status_flags) for drv_timer_clear_status_flags + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_register_callback) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_compare_val) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_repeat) refers to drv_timer.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(i.soft_gen_te) for soft_gen_te + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to ddiv.o(.text) for __aeabi_ddiv + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to sqrt.o(i.sqrt) for sqrt + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dmul.o(.text) for __aeabi_dmul + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to cdcmple.o(.text) for __aeabi_cdcmple + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.dcs_sw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_iniernal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_iniernal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_chip_info.o(i.drv_chip_rx_info_check) for drv_chip_rx_info_check + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq0_callback) for drv_rxbr_register_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq1_callback) for drv_rxbr_register_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_vidc.o(i.drv_vidc_register_callback) for drv_vidc_register_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_init) for dcs_packet_fifo_init + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq0_callback) for rxbr_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq1_callback) for rxbr_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.vidc_callback) for vidc_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.dcs_sw_filter) for dcs_sw_filter + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) for dcs_packet_fifo_alloc + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_col_addr) for drv_rxbr_get_col_addr + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_page_addr) for drv_rxbr_get_page_addr + hal_internal_vsync.o(i.rx_partial_update) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_partial_update) refers to drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) for drv_dsc_dec_get_nslc + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_partial_update) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_get_dcs_packet_data) for rx_get_dcs_packet_data + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_receive_pps) for rx_receive_pps + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_pps) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.rx_receive_pps) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) for drv_dsc_dec_convert_pps_rc_parameter + hal_internal_vsync.o(i.rx_receive_pps) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_enable) for drv_dsc_dec_enable + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_receive_packet) for rx_receive_packet + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_partial_update) for rx_partial_update + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.vpre_err_reset) for vpre_err_reset + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_memc.o(i.drv_memc_set_double_buffer_reverse) for drv_memc_set_double_buffer_reverse + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_get_irq_status) for drv_vidc_get_irq_status + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_clear_irq) for drv_vidc_clear_irq + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_internal_vsync.o(i.vidc_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.vpre_err_reset) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_internal_vsync.o(i.vsync_set_te_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.vsync_set_te_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(.data) refers to hal_internal_vsync.o(.bss) for sg_te_info + dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_fifo_init) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_size) refers to dcs_packet_fifo.o(.bss) for .bss + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to ffltui.o(.text) for __aeabi_ui2f + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fdiv.o(.text) for __aeabi_fdiv + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fmul.o(.text) for __aeabi_fmul + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) for drv_dsi_rx_get_color_bpp + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) for drv_dsi_rx_get_color_pcc + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fadd.o(.text) for __aeabi_fadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to f2d.o(.text) for __aeabi_f2d + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dadd.o(.text) for __aeabi_dadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dfixui.o(.text) for __aeabi_d2uiz + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_read) for drv_rx_phy_test_read + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_clear) for drv_rx_phy_test_clear + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) for drv_rx_phy_test_write_2_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_lock) for drv_rx_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_rx.o(i.drv_rx_phy_test_lock) refers to drv_phy_common.o(i.drv_phy_test_lock) for drv_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_read) for drv_tx_phy_test_read + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_pll_para) for drv_phy_get_pll_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_enter) for drv_tx_phy_test_enter + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_ref_src) for drv_crgu_set_mipi_ref_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) for drv_crgu_set_mipi_cfg_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_clear) for drv_tx_phy_test_clear + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) for drv_tx_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_code) for drv_tx_phy_test_write_code + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_exit) for drv_tx_phy_test_exit + drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_version) for drv_dsi_tx_version + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_tx.o(i.drv_tx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_tx.o(i.drv_tx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_code) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_lcdc.o(i.drv_lcdc_config_src_parameter) refers to drv_lcdc.o(i.drv_lcdc_config_input_size) for drv_lcdc_config_input_size + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_get_status) for drv_memc_get_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_clear_status) for drv_memc_clear_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_EnableIRQ) for __NVIC_EnableIRQ + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_rxbr.o(i.drv_rxbr_register_irq0_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_register_irq1_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_set_cmd_filter) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_rxbr.o(i.drv_rxbr_soft_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_vidc.o(.data) for .data + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_vidc.o(i.drv_vidc_register_callback) refers to drv_vidc.o(.data) for .data + irq_redirect .o(i.ADC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.AP_NRESET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.DMA_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT4_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT5_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT6_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT7_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.FLSCTRL_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.HardFault_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.LCDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MEMC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_RX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_TX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.PWMDET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIM_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIS_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SWIRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SysTick_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.UART_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VIDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VPRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.WDG_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_SysTick_Handler) for app_SysTick_Handler + irq_redirect .o(i.handle_init) refers to hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) for app_LCDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) for app_MIPI_RX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) for app_MIPI_TX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dma.o(i.app_dma_irq_handler) for app_dma_irq_handler + irq_redirect .o(i.handle_init) refers to norflash.o(i.app_fls_ctrl_Handler) for app_fls_ctrl_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) for app_I2C0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_master.o(i.app_I2C1_IRQn_Handler) for app_I2C1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to hal_spi_slave.o(i.app_SPIS_IRQn_Handler) for app_SPIS_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_spi_master.o(i.app_SPIM_IRQn_Handler) for app_SPIM_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_VPRE_IRQn_Handler) for app_VPRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_ADC_IRQn_Handler) for app_ADC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_vidc.o(i.app_VIDC_IRQn_Handler) for app_VIDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_memc.o(i.app_MEMC_IRQn_Handler) for app_MEMC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER0_IRQn_Handler) for app_TIMER0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER1_IRQn_Handler) for app_TIMER1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER2_IRQn_Handler) for app_TIMER2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER3_IRQn_Handler) for app_TIMER3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_wdg.o(i.app_WDG_IRQn_Handler) for app_WDG_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_uart.o(i.app_UART_IRQn_Handler) for app_UART_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_pwm.o(i.app_PWMDET_IRQn_Handler) for app_PWMDET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_swire.o(i.app_SWIRE_IRQn_Handler) for app_SWIRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) for app_AP_NRESET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) for app_EXTI_INT0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) for app_EXTI_INT1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) for app_EXTI_INT2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) for app_EXTI_INT3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) for app_EXTI_INT4_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) for app_EXTI_INT5_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) for app_EXTI_INT6_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) for app_EXTI_INT7_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_HardFault_Handler) for app_HardFault_Handler + drv_phy_common.o(i.drv_phy_enable_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_pll_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_get_rate_para) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_phy_common.o(i.drv_phy_get_rate_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_chip_info.o(i.drv_chip_info_get_info) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_chip_info.o(i.drv_chip_info_init) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_rx_info_check) refers to printfa.o(i.__0printf) for __2printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to drv_chip_info.o(.data) for .data + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to printfa.o(i.__0printf) for __2printf + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(i.__NVIC_SetPriority) for __NVIC_SetPriority + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_spi_dma.o(i.drv_spis_dma_write) for drv_spis_dma_write + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_deinit) refers to drv_spi_slave.o(i.drv_spi_s_deinit) for drv_spi_s_deinit + hal_spi_slave.o(i.hal_spi_slave_enable) refers to drv_spi_slave.o(i.drv_spi_s_enable_int) for drv_spi_s_enable_int + hal_spi_slave.o(i.hal_spi_slave_enable) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_spi_slave.o(i.hal_spi_slave_enable) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_gpio_init) refers to drv_spi_slave.o(i.drv_spi_s_gpio_init) for drv_spi_s_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(i.hal_spi_slave_gpio_init) for hal_spi_slave_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_slave_init) for drv_spi_slave_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_read_data) refers to drv_spi_slave.o(i.drv_spi_s_read_data) for drv_spi_s_read_data + hal_spi_slave.o(i.hal_spi_slave_register_callback) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_reset_tx) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_write_data) refers to drv_spi_slave.o(i.drv_spi_s_write_data) for drv_spi_s_write_data + drv_fls_dma.o(i.fls_abort_dma) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_abort_dma) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_read_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to memseta.o(.text) for __aeabi_memclr4 + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(.data) for .data + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_read_dmacallback) for fls_read_dmacallback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_write_dmacallback) for fls_write_dmacallback + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_fls_dma.o(i.fls_transfer_get_receive_count_dma) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_fls_dma.o(i.fls_write_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_spi_slave.o(i.drv_spi_s_deinit) refers to drv_spi_slave.o(i.drv_spi_s_switch_sclk) for drv_spi_s_switch_sclk + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(i.UART_TransferHandleIRQ) for UART_TransferHandleIRQ + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_ResetTxFIFO) for UART_ResetTxFIFO + drv_uart.o(i.UART_Deinit) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Disable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(.constdata) for .constdata + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_uart.o(i.UART_Enable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Enable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_GetDefaultConfig) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_GetDefaultConfig) refers to drv_common.o(.data) for g_system_clock + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_SetBaudRate) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_uart.o(i.UART_SwitchSCLK) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_TransferCreateHandle) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_Enable_IT) for UART_Enable_IT + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_TransferHandleIRQ) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_DisableDma) for UART_DisableDma + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SetBaudRate) for UART_SetBaudRate + drv_uart.o(i.UART_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_init) refers to drv_uart.o(.data) for .data + drv_uart.o(i.app_UART_IRQn_Handler) refers to drv_uart.o(i.UART0_IRQ_Handle) for UART0_IRQ_Handle + drv_uart_dma.o(i.UART_DMAInit) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_DMAInit) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_uart_dma.o(i.UART_TransferAbortReceiveDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferAbortSendDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_DMAInit) for UART_DMAInit + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(.data) for .data + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferReceiveDMACallback) for UART_TransferReceiveDMACallback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferSendDMACallback) for UART_TransferSendDMACallback + drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_set_int) for drv_wdg_set_int + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_counter) for drv_wdg_clear_counter + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_read_edge_flag) for drv_wdg_read_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_edge_flag) for drv_wdg_clear_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_register_callback) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_wdg.o(i.drv_wdg_set_repeat) refers to drv_wdg.o(.data) for .data + drv_efuse.o(i.drv_efuse_enter_inactive) refers to drv_efuse.o(i.drv_efuse_int_enable) for drv_efuse_int_enable + drv_efuse.o(i.drv_efuse_read) refers to drv_efuse.o(i.drv_efuse_read_req) for drv_efuse_read_req + drv_efuse.o(i.drv_efuse_write) refers to drv_efuse.o(i.drv_efuse_write_req) for drv_efuse_write_req + ceil.o(i.__softfp_ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.__softfp_ceil) refers to ceil.o(i.ceil) for ceil + ceil.o(i.ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.ceil) refers to dadd.o(.text) for __aeabi_dadd + ceil.o(i.ceil) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + sqrt.o(i.__softfp_sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.__softfp_sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.__softfp_sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt.o(i.sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.____softfp_sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.____softfp_sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + sqrt_x.o(i.__sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.__sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.__sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.__sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry10a.o(.ARM.Collect$$$$0000000D) for __rt_final_cpp + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry11a.o(.ARM.Collect$$$$0000000F) for __rt_final_exit + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry7b.o(.ARM.Collect$$$$00000008) for _main_clock + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry8b.o(.ARM.Collect$$$$0000000A) for _main_cpp_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry9a.o(.ARM.Collect$$$$0000000B) for _main_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry5.o(.ARM.Collect$$$$00000004) for _main_scatterload + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry2.o(.ARM.Collect$$$$00000001) for _main_stk + idiv.o(.text) refers to uidiv.o(.text) for __aeabi_uidivmod + printfb.o(i.__0fprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0fprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0printf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._sputc) for _sputc + printfb.o(i.__0vfprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vfprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._sputc) for _sputc + printf0.o(i.__0fprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0fprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0printf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0snprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0snprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0sprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0sprintf$0) refers to printf0.o(i._sputc) for _sputc + printf0.o(i.__0vfprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vfprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._sputc) for _sputc + printf1.o(i.__0fprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0fprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0printf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0snprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0snprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0sprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0sprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i.__0vfprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vfprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf2.o(i.__0fprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0fprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0printf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0snprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0snprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0sprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0sprintf$2) refers to printf2.o(i._sputc) for _sputc + printf2.o(i.__0vfprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vfprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._sputc) for _sputc + printf3.o(i.__0fprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0fprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0printf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0snprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0snprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0sprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0sprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i.__0vfprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vfprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf4.o(i.__0fprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0fprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0printf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0snprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0snprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0sprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0sprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i.__0vfprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vfprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf5.o(i.__0fprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0fprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0printf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0snprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0snprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0sprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0sprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i.__0vfprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vfprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf6.o(i.__0fprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0fprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0printf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0snprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0snprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0sprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0sprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i.__0vfprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vfprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i._printf_core) refers to printf6.o(i._printf_pre_padding) for _printf_pre_padding + printf6.o(i._printf_core) refers to printf6.o(i._printf_post_padding) for _printf_post_padding + printf6.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf7.o(i.__0fprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0fprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0printf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0snprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0snprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0sprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0sprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i.__0vfprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vfprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i._printf_core) refers to printf7.o(i._printf_pre_padding) for _printf_pre_padding + printf7.o(i._printf_core) refers to printf7.o(i._printf_post_padding) for _printf_post_padding + printf7.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf8.o(i.__0fprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0fprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0printf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0snprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0snprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0sprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0sprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i.__0vfprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vfprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i._printf_core) refers to printf8.o(i._printf_pre_padding) for _printf_pre_padding + printf8.o(i._printf_core) refers to printf8.o(i._printf_post_padding) for _printf_post_padding + printf8.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i.__0fprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0fprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0fprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0printf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0printf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0snprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0snprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0snprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0sprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0sprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0sprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i.__0vfprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vfprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vfprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0vsnprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsnprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsnprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0vsprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i._fp_digits) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._fp_digits) refers to dmul.o(.text) for __aeabi_dmul + printfa.o(i._fp_digits) refers to ddiv.o(.text) for __aeabi_ddiv + printfa.o(i._fp_digits) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + printfa.o(i._fp_digits) refers to dadd.o(.text) for __aeabi_dadd + printfa.o(i._fp_digits) refers to dfixul.o(.text) for __aeabi_d2ulz + printfa.o(i._fp_digits) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_core) refers to printfa.o(i._printf_pre_padding) for _printf_pre_padding + printfa.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers to printfa.o(i._printf_post_padding) for _printf_post_padding + printfa.o(i._printf_core) refers to printfa.o(i._fp_digits) for _fp_digits + printfa.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printfa.o(i._printf_post_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_pre_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._snputc) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._sputc) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers to fepilogue.o(.text) for _float_epilogue + fmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers to fepilogue.o(.text) for _float_round + fscalb.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers to llshl.o(.text) for __aeabi_llsl + dadd.o(.text) refers to llsshr.o(.text) for __aeabi_lasr + dadd.o(.text) refers to depilogue.o(.text) for _double_epilogue + dmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dmul.o(.text) refers to depilogue.o(.text) for _double_epilogue + ddiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ddiv.o(.text) refers to depilogue.o(.text) for _double_round + fflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fflti.o(.text) refers to fepilogue.o(.text) for _float_epilogue + ffltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffltui.o(.text) refers to fepilogue.o(.text) for _float_epilogue + dflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dflti.o(.text) refers to depilogue.o(.text) for _double_epilogue + dfltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfltui.o(.text) refers to depilogue.o(.text) for _double_epilogue + ffixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixui.o(.text) refers to llushr.o(.text) for __aeabi_llsr + f2d.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cdcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cfrcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + entry2.o(.ARM.Collect$$$$00000001) refers to entry2.o(.ARM.Collect$$$$00002712) for __lit__00000000 + entry2.o(.ARM.Collect$$$$00002712) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to entry.o(.ARM.Collect$$$$00000000) for __main + entry5.o(.ARM.Collect$$$$00000004) refers to init.o(.text) for __scatterload + entry9a.o(.ARM.Collect$$$$0000000B) refers to main.o(i.main) for main + entry9b.o(.ARM.Collect$$$$0000000C) refers to main.o(i.main) for main + uldiv.o(.text) refers to llushr.o(.text) for __aeabi_llsr + uldiv.o(.text) refers to llshl.o(.text) for __aeabi_llsl + errno.o(i.__aeabi_errno_addr) refers to errno.o(.data) for .data + errno.o(i.__read_errno) refers to errno.o(.data) for .data + errno.o(i.__set_errno) refers to errno.o(.data) for .data + depilogue.o(.text) refers to depilogue.o(i.__ARM_clz) for __ARM_clz + depilogue.o(.text) refers to llshl.o(.text) for __aeabi_llsl + depilogue.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to depilogue.o(.text) for _double_round + dfixul.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixul.o(.text) refers to llshl.o(.text) for __aeabi_llsl + init.o(.text) refers to entry5.o(.ARM.Collect$$$$00000004) for __main_after_scatterload + + +============================================================================== + +Removing Unused input sections from the image. + + Removing main.o(.rev16_text), (4 bytes). + Removing main.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.rev16_text), (4 bytes). + Removing ap_demo.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(.rev16_text), (4 bytes). + Removing app_tp_transfer.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(i.app_tp_phone_reset_on), (12 bytes). + Removing app_tp_transfer.o(i.app_tp_s_transfer_complate), (26 bytes). + Removing board.o(.rev16_text), (4 bytes). + Removing board.o(.revsh_text), (4 bytes). + Removing startup_armcm0.o(HEAP), (3072 bytes). + Removing hal_dsi_rx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_long_cmd), (88 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_short_cmd), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video), (228 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init), (48 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern), (216 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en), (16 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode), (128 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart), (80 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter), (108 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode), (8 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format), (56 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data), (148 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk), (68 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform), (52 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex), (14 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate), (112 bytes). + Removing hal_dsi_tx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic), (144 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd), (140 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter), (24 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg), (24 bytes). + Removing hal_gpio.o(.rev16_text), (4 bytes). + Removing hal_gpio.o(.revsh_text), (4 bytes). + Removing hal_gpio.o(i.hal_gpio_get_int_type), (20 bytes). + Removing hal_gpio.o(i.hal_gpio_get_pull_state), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_driving_strength), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_output_data_ex), (36 bytes). + Removing hal_gpio.o(i.hal_gpio_set_schmitt_trigger), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_slew_rate), (32 bytes). + Removing hal_i2c_master.o(.rev16_text), (4 bytes). + Removing hal_i2c_master.o(.revsh_text), (4 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_deinit), (8 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(.rev16_text), (4 bytes). + Removing hal_i2c_slave.o(.revsh_text), (4 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_deinit), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_data), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty), (20 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle), (36 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_data), (8 bytes). + Removing hal_pwm.o(.rev16_text), (4 bytes). + Removing hal_pwm.o(.revsh_text), (4 bytes). + Removing hal_pwm.o(i.hal_pwm_in_clear_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_config_int), (60 bytes). + Removing hal_pwm.o(i.hal_pwm_in_ctrl_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_current_count), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_high_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_low_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_total_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_init), (26 bytes). + Removing hal_pwm.o(i.hal_pwm_in_register_callback), (10 bytes). + Removing hal_pwm.o(i.hal_pwm_in_set_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_out_pause), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sel_io), (38 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_all), (124 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_ctl), (32 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_pause), (28 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_period), (52 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_thr), (72 bytes). + Removing hal_spi_master.o(.rev16_text), (4 bytes). + Removing hal_spi_master.o(.revsh_text), (4 bytes). + Removing hal_spi_master.o(i.hal_spi_m_callback), (24 bytes). + Removing hal_spi_master.o(i.hal_spi_m_deinit), (10 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_init), (104 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_read), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_write), (40 bytes). + Removing hal_spi_master.o(i.hal_spi_m_get_transfer_complate), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_gpio_init), (8 bytes). + Removing hal_spi_master.o(i.hal_spi_m_read_rxfifo), (28 bytes). + Removing hal_spi_master.o(i.hal_spi_m_set_high_impedance), (100 bytes). + Removing hal_spi_master.o(.data), (1 bytes). + Removing hal_swire.o(.rev16_text), (4 bytes). + Removing hal_swire.o(.revsh_text), (4 bytes). + Removing hal_swire.o(i.hal_swire_init), (32 bytes). + Removing hal_swire.o(i.hal_swire_register_callback), (10 bytes). + Removing hal_swire.o(i.hal_swire_start), (112 bytes). + Removing hal_system.o(.rev16_text), (4 bytes). + Removing hal_system.o(.revsh_text), (4 bytes). + Removing hal_system.o(i.hal_system_deep_sleep_mode), (8 bytes). + Removing hal_system.o(i.hal_system_disable_systick), (8 bytes). + Removing hal_system.o(i.hal_system_flash_read), (56 bytes). + Removing hal_system.o(i.hal_system_flash_write), (58 bytes). + Removing hal_system.o(i.hal_system_get_tick), (8 bytes). + Removing hal_system.o(i.hal_system_idle_mode), (8 bytes). + Removing hal_system.o(i.hal_system_register_systick_cb), (8 bytes). + Removing hal_system.o(i.hal_system_reset_chip), (32 bytes). + Removing hal_system.o(i.hal_system_share_flash_mode), (20 bytes). + Removing hal_system.o(i.hal_system_sleep_mode), (48 bytes). + Removing hal_timer.o(.rev16_text), (4 bytes). + Removing hal_timer.o(.revsh_text), (4 bytes). + Removing hal_timer.o(i.hal_timer_get_status), (8 bytes). + Removing hal_timer.o(i.hal_timer_set_repeat), (8 bytes). + Removing hal_timer.o(i.hal_timer_start_ex), (72 bytes). + Removing tau_delay.o(.rev16_text), (4 bytes). + Removing tau_delay.o(.revsh_text), (4 bytes). + Removing tau_log.o(.rev16_text), (4 bytes). + Removing tau_log.o(.revsh_text), (4 bytes). + Removing tau_log.o(i.fgetc), (22 bytes). + Removing app_tp_for_custom_s8.o(.rev16_text), (4 bytes). + Removing app_tp_for_custom_s8.o(.revsh_text), (4 bytes). + Removing app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const), (156 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (37 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (288 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (620 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (11 bytes). + Removing app_tp_for_custom_s8.o(.data), (10 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (64 bytes). + Removing app_tp_for_custom_s8.o(.data), (3 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (32 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing hal_uart.o(.rev16_text), (4 bytes). + Removing hal_uart.o(.revsh_text), (4 bytes). + Removing hal_uart.o(i.hal_uart_deinit), (28 bytes). + Removing hal_uart.o(i.hal_uart_dmacallback), (36 bytes). + Removing hal_uart.o(i.hal_uart_receive_blocking), (16 bytes). + Removing hal_uart.o(i.hal_uart_receive_dma), (76 bytes). + Removing hal_uart.o(i.hal_uart_transmit_dma), (76 bytes). + Removing norflash.o(.rev16_text), (4 bytes). + Removing norflash.o(.revsh_text), (4 bytes). + Removing norflash.o(i.norflash_best_cfg_init), (44 bytes). + Removing norflash.o(i.norflash_big_end_clear), (14 bytes). + Removing norflash.o(i.norflash_big_end_enable), (20 bytes). + Removing norflash.o(i.norflash_check_crc32), (14 bytes). + Removing norflash.o(i.norflash_check_id), (72 bytes). + Removing norflash.o(i.norflash_dma_callback), (24 bytes). + Removing norflash.o(i.norflash_dma_read), (156 bytes). + Removing norflash.o(i.norflash_dma_write), (252 bytes). + Removing norflash.o(i.norflash_dual_read), (60 bytes). + Removing norflash.o(i.norflash_dual_write), (112 bytes). + Removing norflash.o(i.norflash_en4b), (40 bytes). + Removing norflash.o(i.norflash_en_quad), (116 bytes). + Removing norflash.o(i.norflash_en_quad_check), (64 bytes). + Removing norflash.o(i.norflash_erase_block), (44 bytes). + Removing norflash.o(i.norflash_erase_chip), (28 bytes). + Removing norflash.o(i.norflash_erase_sector), (44 bytes). + Removing norflash.o(i.norflash_ex4b), (40 bytes). + Removing norflash.o(i.norflash_exit_quad), (76 bytes). + Removing norflash.o(i.norflash_get_dual_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_status), (52 bytes). + Removing norflash.o(i.norflash_init), (48 bytes). + Removing norflash.o(i.norflash_quad_read), (76 bytes). + Removing norflash.o(i.norflash_quad_write), (108 bytes). + Removing norflash.o(i.norflash_read), (28 bytes). + Removing norflash.o(i.norflash_read_config_reg), (36 bytes). + Removing norflash.o(i.norflash_read_id), (20 bytes). + Removing norflash.o(i.norflash_reset), (2 bytes). + Removing norflash.o(i.norflash_reset_crc32), (32 bytes). + Removing norflash.o(i.norflash_set_best_cfg), (50 bytes). + Removing norflash.o(i.norflash_set_best_read_cfg), (84 bytes). + Removing norflash.o(i.norflash_set_best_write_cfg), (84 bytes). + Removing norflash.o(i.norflash_switch_fls_spi), (112 bytes). + Removing norflash.o(i.norflash_write), (96 bytes). + Removing norflash.o(i.norflash_write_disable), (64 bytes). + Removing norflash.o(i.norflash_write_enable), (56 bytes). + Removing norflash.o(i.norflash_write_endian_scr), (132 bytes). + Removing norflash.o(.bss), (412 bytes). + Removing norflash.o(.bss), (32 bytes). + Removing norflash.o(.data), (2 bytes). + Removing drv_common.o(.rev16_text), (4 bytes). + Removing drv_common.o(.revsh_text), (4 bytes). + Removing drv_common.o(i.drv_common_disable_systick), (20 bytes). + Removing drv_common.o(i.drv_common_get_tick), (12 bytes). + Removing drv_common.o(i.drv_common_idle_mode), (40 bytes). + Removing drv_common.o(i.drv_common_systick_register_cb), (12 bytes). + Removing drv_crgu.o(.rev16_text), (4 bytes). + Removing drv_crgu.o(.revsh_text), (4 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_all_reset_flags), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_reset_flag), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_div), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_ana_clk_status), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_fpga_id), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_mipi_ref_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_reset_flag), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_system_clk), (28 bytes). + Removing drv_crgu.o(i.drv_crgu_reset_chip), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_set_200m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_300m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_abp0_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_src), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb1_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb2_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_swire_div), (20 bytes). + Removing drv_dma.o(.rev16_text), (4 bytes). + Removing drv_dma.o(.revsh_text), (4 bytes). + Removing drv_dma.o(i.drv_dma_abort_transfer), (32 bytes). + Removing drv_dma.o(i.drv_dma_ahb_init), (74 bytes). + Removing drv_dma.o(i.drv_dma_channel_is_active), (20 bytes). + Removing drv_dma.o(i.drv_dma_deinit), (32 bytes). + Removing drv_dma.o(i.drv_dma_disenable_channel_interrupts), (24 bytes). + Removing drv_dma.o(i.drv_dma_enable_cycle), (44 bytes). + Removing drv_dma.o(i.drv_dma_get_remaining_bytes), (32 bytes). + Removing drv_dma.o(i.drv_dma_init), (24 bytes). + Removing drv_dma.o(i.drv_dma_m2m_init), (72 bytes). + Removing drv_dma.o(i.drv_dma_reset), (10 bytes). + Removing drv_dma.o(i.drv_dma_set_ccr), (114 bytes). + Removing drv_dma.o(i.drv_dma_start_transfer), (32 bytes). + Removing drv_fls.o(.rev16_text), (4 bytes). + Removing drv_fls.o(.revsh_text), (4 bytes). + Removing drv_fls.o(i.__NVIC_DisableIRQ), (32 bytes). + Removing drv_fls.o(i.drv_fls_gpio_connect), (28 bytes). + Removing drv_fls.o(i.drv_fls_gpio_disconnect), (32 bytes). + Removing drv_fls.o(i.fls_EnableClk), (12 bytes). + Removing drv_fls.o(i.fls_busy_pending), (12 bytes). + Removing drv_fls.o(i.fls_clear_irq_status), (6 bytes). + Removing drv_fls.o(i.fls_ctrl_cfg_init), (72 bytes). + Removing drv_fls.o(i.fls_ddat_enable), (24 bytes). + Removing drv_fls.o(i.fls_de_init), (52 bytes). + Removing drv_fls.o(i.fls_descr), (10 bytes). + Removing drv_fls.o(i.fls_disable_it), (36 bytes). + Removing drv_fls.o(i.fls_en_scr), (10 bytes). + Removing drv_fls.o(i.fls_enable_it), (48 bytes). + Removing drv_fls.o(i.fls_get_crcout), (4 bytes). + Removing drv_fls.o(i.fls_get_default_fls_config), (20 bytes). + Removing drv_fls.o(i.fls_get_default_spi_config), (44 bytes). + Removing drv_fls.o(i.fls_get_default_tuning), (12 bytes). + Removing drv_fls.o(i.fls_get_tuning), (18 bytes). + Removing drv_fls.o(i.fls_init), (62 bytes). + Removing drv_fls.o(i.fls_qadr_enable), (22 bytes). + Removing drv_fls.o(i.fls_qcmd_enable), (22 bytes). + Removing drv_fls.o(i.fls_qdat_enable), (22 bytes). + Removing drv_fls.o(i.fls_read_byte_data), (130 bytes). + Removing drv_fls.o(i.fls_read_cmd), (104 bytes). + Removing drv_fls.o(i.fls_read_cmd_it), (110 bytes). + Removing drv_fls.o(i.fls_reset_crc), (18 bytes). + Removing drv_fls.o(i.fls_scr_clear), (10 bytes). + Removing drv_fls.o(i.fls_set_addr_dummy), (32 bytes). + Removing drv_fls.o(i.fls_set_addr_len), (32 bytes). + Removing drv_fls.o(i.fls_set_mc_irq_mask), (26 bytes). + Removing drv_fls.o(i.fls_set_read), (10 bytes). + Removing drv_fls.o(i.fls_set_tuning), (24 bytes). + Removing drv_fls.o(i.fls_set_write), (10 bytes). + Removing drv_fls.o(i.fls_single_mode), (16 bytes). + Removing drv_fls.o(i.fls_spi_init), (180 bytes). + Removing drv_fls.o(i.fls_spi_start), (10 bytes). + Removing drv_fls.o(i.fls_swrst), (18 bytes). + Removing drv_fls.o(i.fls_write_byte_data), (164 bytes). + Removing drv_fls.o(i.fls_write_cmd), (58 bytes). + Removing drv_fls.o(.data), (4 bytes). + Removing drv_gpio.o(.rev16_text), (4 bytes). + Removing drv_gpio.o(.revsh_text), (4 bytes). + Removing drv_gpio.o(i.drv_gpio_get_pull_state), (224 bytes). + Removing drv_gpio.o(i.drv_gpio_set_driving_strength), (312 bytes). + Removing drv_gpio.o(i.drv_gpio_set_schmitt_trigger), (168 bytes). + Removing drv_gpio.o(i.drv_gpio_set_slew_rate), (168 bytes). + Removing drv_i2c_dma.o(.rev16_text), (4 bytes). + Removing drv_i2c_dma.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(.rev16_text), (4 bytes). + Removing drv_i2c_master.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_bus_init), (36 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_deinit), (44 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_disable_intr), (16 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_get_fifo_status), (28 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_read_data), (32 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_fifo_threshold), (24 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_sys_mask), (48 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_write_data), (32 bytes). + Removing drv_i2c_slave.o(.rev16_text), (4 bytes). + Removing drv_i2c_slave.o(.revsh_text), (4 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_bus_init), (36 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_deinit), (44 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_disable_intr), (16 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_enable), (16 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num), (12 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_read_data), (32 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_fifo_threshold), (24 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_sys_mask), (48 bytes). + Removing drv_param_init.o(.rev16_text), (4 bytes). + Removing drv_param_init.o(.revsh_text), (4 bytes). + Removing drv_param_init.o(i.drv_param_init_set_scld_filter), (100 bytes). + Removing drv_param_init.o(i.drv_param_init_set_sclu_filter), (28 bytes). + Removing drv_pwm.o(.rev16_text), (4 bytes). + Removing drv_pwm.o(.revsh_text), (4 bytes). + Removing drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_enable), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_counter_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_current_count), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_high_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_low_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_register_callback), (24 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_pwm_int), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_sys_int), (52 bytes). + Removing drv_pwm.o(i.drv_pwm_out_get_sync_flag), (16 bytes). + Removing drv_pwm.o(i.drv_pwm_out_pause), (28 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_sync_mode), (32 bytes). + Removing drv_pwr.o(.rev16_text), (4 bytes). + Removing drv_pwr.o(.revsh_text), (4 bytes). + Removing drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode), (44 bytes). + Removing drv_spi_dma.o(.rev16_text), (4 bytes). + Removing drv_spi_dma.o(.revsh_text), (4 bytes). + Removing drv_spi_dma.o(i.__NVIC_ClearPendingIRQ), (24 bytes). + Removing drv_spi_dma.o(i.drv_spi_abort_dma), (108 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_callback), (60 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_ch6_init), (208 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_init), (220 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback), (48 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_irq_callback), (88 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_read), (96 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_write), (60 bytes). + Removing drv_spi_dma.o(i.drv_spis_dma_write), (72 bytes). + Removing drv_spi_dma.o(.bss), (480 bytes). + Removing drv_spi_dma.o(.data), (16 bytes). + Removing drv_spi_master.o(.rev16_text), (4 bytes). + Removing drv_spi_master.o(.revsh_text), (4 bytes). + Removing drv_spi_master.o(i.drv_spi_m_deinit), (40 bytes). + Removing drv_spi_master.o(i.drv_spi_m_disable_int), (68 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_int), (72 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_rx_dma), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_tx_dma), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_get_dma_address), (8 bytes). + Removing drv_spi_master.o(i.drv_spi_m_gpio_init), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_set_intr_callback), (12 bytes). + Removing drv_spi_master.o(i.drv_spi_m_switch_sclk), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_write_data), (44 bytes). + Removing drv_spi_master.o(i.drv_spi_master_init), (164 bytes). + Removing drv_swire.o(.rev16_text), (4 bytes). + Removing drv_swire.o(.revsh_text), (4 bytes). + Removing drv_swire.o(i.drv_swire_register_callback), (12 bytes). + Removing drv_swire.o(i.drv_swire_set_bit_time), (24 bytes). + Removing drv_swire.o(i.drv_swire_set_pulse_count), (12 bytes). + Removing drv_sys_cfg.o(.rev16_text), (4 bytes). + Removing drv_sys_cfg.o(.revsh_text), (4 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_dma_req_mask), (32 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_read_version0_id), (12 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_set_ap_reset), (28 bytes). + Removing drv_timer.o(.rev16_text), (4 bytes). + Removing drv_timer.o(.revsh_text), (4 bytes). + Removing drv_timer.o(i.drv_timer_get_status), (38 bytes). + Removing hal_internal_vsync.o(.rev16_text), (4 bytes). + Removing hal_internal_vsync.o(.revsh_text), (4 bytes). + Removing hal_internal_vsync.o(i.hal_iniernal_vsync_deinit), (20 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual), (528 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode), (48 bytes). + Removing dcs_packet_fifo.o(i.dcs_packet_get_fifo_size), (16 bytes). + Removing drv_dsi_rx.o(.rev16_text), (4 bytes). + Removing drv_dsi_rx.o(.revsh_text), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate), (66 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_version), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration), (236 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg), (32 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg), (48 bytes). + Removing drv_dsi_rx.o(i.drv_rx_phy_test_read), (12 bytes). + Removing drv_dsi_tx.o(.rev16_text), (4 bytes). + Removing drv_dsi_tx.o(.revsh_text), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_force_interrupt), (8 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_get_phy_status), (6 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_forcepll), (12 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration), (232 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_start), (18 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock), (10 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot), (62 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger), (92 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter), (344 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit), (276 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_sdf_3d), (28 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_bta), (22 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_vpg), (70 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_version), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_vid_shadow), (16 bytes). + Removing drv_dsi_tx.o(i.drv_tx_phy_test_read), (10 bytes). + Removing drv_lcdc.o(.rev16_text), (4 bytes). + Removing drv_lcdc.o(.revsh_text), (4 bytes). + Removing drv_lcdc.o(i.drv_lcdc_config_rgb_to_pentile), (26 bytes). + Removing drv_lcdc.o(i.drv_lcdc_enable), (42 bytes). + Removing drv_lcdc.o(i.drv_lcdc_set_prefetch), (24 bytes). + Removing drv_lcdc.o(i.drv_lcdc_update_shadow_reg), (12 bytes). + Removing drv_memc.o(.rev16_text), (4 bytes). + Removing drv_memc.o(.revsh_text), (4 bytes). + Removing drv_memc.o(i.drv_memc_set_db_frm_time), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_db_int_frame), (28 bytes). + Removing drv_memc.o(i.drv_memc_set_fb_remaining_line_trigger), (12 bytes). + Removing drv_memc.o(i.drv_memc_set_read_trigger_line), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_te_ind), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_tear_hwclr), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_vidc_fb_arb), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_write_trigger_line), (16 bytes). + Removing drv_rxbr.o(.rev16_text), (4 bytes). + Removing drv_rxbr.o(.revsh_text), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_dsc_flush), (16 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_cur_hline_rcv_cnt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_ipi_vsync_interval), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_pix_fmt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_col_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_compress), (24 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_page_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_soft_reset), (98 bytes). + Removing drv_vidc.o(.rev16_text), (4 bytes). + Removing drv_vidc.o(.revsh_text), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_clear_status0), (14 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_cap_pixel), (24 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_signal_frame), (30 bytes). + Removing drv_vidc.o(i.drv_vidc_get_int_source), (38 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status0), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status1), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status2), (6 bytes). + Removing drv_vidc.o(i.drv_vidc_set_dsc_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_frmst_latency), (12 bytes). + Removing drv_vidc.o(i.drv_vidc_set_inff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_irq_line), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_module_enable), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_outff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_update_src_format), (14 bytes). + Removing irq_redirect .o(.rev16_text), (4 bytes). + Removing irq_redirect .o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(.rev16_text), (4 bytes). + Removing drv_phy_common.o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(i.drv_phy_test_read), (8 bytes). + Removing drv_chip_info.o(.rev16_text), (4 bytes). + Removing drv_chip_info.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(.rev16_text), (4 bytes). + Removing drv_dsc_dec.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(i.drv_dsc_dec_set_u32_pps), (120 bytes). + Removing hal_spi_slave.o(.rev16_text), (4 bytes). + Removing hal_spi_slave.o(.revsh_text), (4 bytes). + Removing hal_spi_slave.o(i.hal_spi_s_set_high_impedance), (100 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start), (56 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_busy), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_deinit), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_disable), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_enable), (96 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_flush_fifo), (20 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_get_rxfifo_notempty), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_gpio_init), (8 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_init), (76 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_read_data), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_register_callback), (12 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_reset_tx), (68 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_write_data), (14 bytes). + Removing drv_fls_dma.o(.rev16_text), (4 bytes). + Removing drv_fls_dma.o(.revsh_text), (4 bytes). + Removing drv_fls_dma.o(i.fls_abort_dma), (42 bytes). + Removing drv_fls_dma.o(i.fls_dma_disable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_enable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_read_prepare), (86 bytes). + Removing drv_fls_dma.o(i.fls_dma_write_prepare), (82 bytes). + Removing drv_fls_dma.o(i.fls_read_dmacallback), (32 bytes). + Removing drv_fls_dma.o(i.fls_transfer_create_handle_dma), (208 bytes). + Removing drv_fls_dma.o(i.fls_transfer_dma), (112 bytes). + Removing drv_fls_dma.o(i.fls_transfer_get_receive_count_dma), (44 bytes). + Removing drv_fls_dma.o(i.fls_write_dmacallback), (32 bytes). + Removing drv_fls_dma.o(.data), (8 bytes). + Removing drv_spi_slave.o(.rev16_text), (4 bytes). + Removing drv_spi_slave.o(.revsh_text), (4 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_deinit), (40 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_disable_int), (68 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_int), (72 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_rx_dma), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_tx_dma), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_get_dma_address), (8 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_gpio_init), (24 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_read_data), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_switch_sclk), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_write_data), (44 bytes). + Removing drv_spi_slave.o(i.drv_spi_slave_init), (76 bytes). + Removing drv_uart.o(.rev16_text), (4 bytes). + Removing drv_uart.o(.revsh_text), (4 bytes). + Removing drv_uart.o(i.UART_AbortReceive), (30 bytes). + Removing drv_uart.o(i.UART_AbortSend), (30 bytes). + Removing drv_uart.o(i.UART_Deinit), (28 bytes). + Removing drv_uart.o(i.UART_Disable_IT), (68 bytes). + Removing drv_uart.o(i.UART_EnableDma), (32 bytes). + Removing drv_uart.o(i.UART_Enable_IT), (44 bytes). + Removing drv_uart.o(i.UART_GetDefaultConfig), (72 bytes). + Removing drv_uart.o(i.UART_GetFIFO_Ctrl), (20 bytes). + Removing drv_uart.o(i.UART_GetReceiveCount), (22 bytes). + Removing drv_uart.o(i.UART_GetReceiveStatus), (20 bytes). + Removing drv_uart.o(i.UART_GetRxRingBufferLength), (28 bytes). + Removing drv_uart.o(i.UART_GetSendCount), (22 bytes). + Removing drv_uart.o(i.UART_GetSendStatus), (20 bytes). + Removing drv_uart.o(i.UART_ReadBlocking), (32 bytes). + Removing drv_uart.o(i.UART_ReceiveNonBlocking), (50 bytes). + Removing drv_uart.o(i.UART_ResetTxFIFO), (36 bytes). + Removing drv_uart.o(i.UART_SendNonBlocking), (38 bytes). + Removing drv_uart.o(i.UART_TransferCreateHandle), (96 bytes). + Removing drv_uart.o(i.UART_TransferStartRingBuffer), (30 bytes). + Removing drv_uart.o(.constdata), (1 bytes). + Removing drv_uart_dma.o(.rev16_text), (4 bytes). + Removing drv_uart_dma.o(.revsh_text), (4 bytes). + Removing drv_uart_dma.o(i.UART_DMAInit), (76 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortReceiveDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortSendDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferCreateHandleDMA), (176 bytes). + Removing drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA), (44 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMACallback), (34 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMACallback), (34 bytes). + Removing drv_uart_dma.o(.data), (8 bytes). + Removing drv_wdg.o(.rev16_text), (4 bytes). + Removing drv_wdg.o(.revsh_text), (4 bytes). + Removing drv_wdg.o(i.drv_wdg_enable), (32 bytes). + Removing drv_wdg.o(i.drv_wdg_load_match), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_register_callback), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_sel_mode), (28 bytes). + Removing drv_wdg.o(i.drv_wdg_set_repeat), (12 bytes). + Removing drv_efuse.o(.rev16_text), (4 bytes). + Removing drv_efuse.o(.revsh_text), (4 bytes). + Removing drv_efuse.o(i.drv_efuse_crc_cal), (128 bytes). + Removing drv_efuse.o(i.drv_efuse_get_default_config), (26 bytes). + Removing drv_efuse.o(i.drv_efuse_int_disable), (12 bytes). + Removing drv_efuse.o(i.drv_efuse_write), (46 bytes). + Removing drv_efuse.o(i.drv_efuse_write_req), (22 bytes). + Removing dflti.o(.text), (40 bytes). + +571 unused section(s) (total 24762 bytes) removed from the image. + +============================================================================== + +Image Symbol Table + + Local Symbols + + Symbol Name Value Ov Type Size Object(Section) + + ../clib/../cmprslib/zerorunl2.c 0x00000000 Number 0 __dczerorl2.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uidiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 idiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uldiv.o ABSOLUTE + ../clib/microlib/errno.c 0x00000000 Number 0 errno.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry5.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry2.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8a.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llsshr.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llshl.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llushr.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf2.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf3.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf8.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf4.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf5.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf6.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf7.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfa.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfb.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf0.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf1.o ABSOLUTE + ../clib/microlib/printf/stubs.s 0x00000000 Number 0 stubs.o ABSOLUTE + ../clib/microlib/stdio/streams.c 0x00000000 Number 0 stdout.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpyb.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpya.o ABSOLUTE + ../clib/microlib/string/memset.c 0x00000000 Number 0 memseta.o ABSOLUTE + ../clib/microlib/stubs.s 0x00000000 Number 0 iusefp.o ABSOLUTE + ../fplib/microlib/f2d.c 0x00000000 Number 0 f2d.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 dadd.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 fadd.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 fdiv.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 ddiv.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 depilogue.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 fepilogue.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixul.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dfltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 fflti.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 ffltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dflti.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 fmul.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 dmul.o ABSOLUTE + ../fplib/microlib/fpscalb.c 0x00000000 Number 0 fscalb.o ABSOLUTE + ../fplib/microlib/fpsqrt.c 0x00000000 Number 0 dsqrt.o ABSOLUTE + ../mathlib/ceil.c 0x00000000 Number 0 ceil.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt_x.o ABSOLUTE + ..\..\..\src\common\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\..\..\src\common\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\dcs_packet_fifo.c 0x00000000 Number 0 dcs_packet_fifo.o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\internal\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\..\src\app\demo\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\..\src\app\demo\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\..\src\app\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\..\src\board\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\..\src\board\startup\startup_ARMCM0.s 0x00000000 Number 0 startup_armcm0.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\hal\\internal\\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\internal\\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\\..\\src\\app\\demo\\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\\..\\src\\app\\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\\..\\src\\board\\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\\src\\app\\demo\\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\src\app\demo\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + cdcmple.s 0x00000000 Number 0 cdcmple.o ABSOLUTE + cdrcmple.s 0x00000000 Number 0 cdrcmple.o ABSOLUTE + cfrcmple.s 0x00000000 Number 0 cfrcmple.o ABSOLUTE + dc.s 0x00000000 Number 0 dc.o ABSOLUTE + handlers.s 0x00000000 Number 0 handlers.o ABSOLUTE + init.s 0x00000000 Number 0 init.o ABSOLUTE + RESET 0x00010000 Section 192 startup_armcm0.o(RESET) + .ARM.Collect$$$$00000000 0x000100c0 Section 0 entry.o(.ARM.Collect$$$$00000000) + .ARM.Collect$$$$00000001 0x000100c0 Section 4 entry2.o(.ARM.Collect$$$$00000001) + .ARM.Collect$$$$00000004 0x000100c4 Section 4 entry5.o(.ARM.Collect$$$$00000004) + .ARM.Collect$$$$00000008 0x000100c8 Section 0 entry7b.o(.ARM.Collect$$$$00000008) + .ARM.Collect$$$$0000000A 0x000100c8 Section 0 entry8b.o(.ARM.Collect$$$$0000000A) + .ARM.Collect$$$$0000000B 0x000100c8 Section 8 entry9a.o(.ARM.Collect$$$$0000000B) + .ARM.Collect$$$$0000000D 0x000100d0 Section 0 entry10a.o(.ARM.Collect$$$$0000000D) + .ARM.Collect$$$$0000000F 0x000100d0 Section 0 entry11a.o(.ARM.Collect$$$$0000000F) + .ARM.Collect$$$$00002712 0x000100d0 Section 4 entry2.o(.ARM.Collect$$$$00002712) + __lit__00000000 0x000100d0 Data 4 entry2.o(.ARM.Collect$$$$00002712) + .text 0x000100d4 Section 120 startup_armcm0.o(.text) + .text 0x0001014c Section 0 uidiv.o(.text) + .text 0x00010178 Section 0 idiv.o(.text) + .text 0x000101a0 Section 0 memcpya.o(.text) + .text 0x000101c4 Section 0 memseta.o(.text) + .text 0x000101e8 Section 0 fadd.o(.text) + .text 0x0001029a Section 0 fmul.o(.text) + .text 0x00010314 Section 0 fdiv.o(.text) + .text 0x00010390 Section 0 fscalb.o(.text) + .text 0x000103a8 Section 0 dadd.o(.text) + .text 0x0001050c Section 0 dmul.o(.text) + .text 0x000105dc Section 0 ddiv.o(.text) + .text 0x000106cc Section 0 fflti.o(.text) + .text 0x000106e2 Section 0 ffltui.o(.text) + .text 0x000106f0 Section 0 dfltui.o(.text) + .text 0x0001070c Section 0 ffixi.o(.text) + .text 0x0001073e Section 0 ffixui.o(.text) + .text 0x00010768 Section 0 dfixi.o(.text) + .text 0x000107b0 Section 0 dfixui.o(.text) + .text 0x000107ec Section 0 f2d.o(.text) + .text 0x00010814 Section 40 cdcmple.o(.text) + .text 0x0001083c Section 20 cfrcmple.o(.text) + .text 0x00010850 Section 0 uldiv.o(.text) + .text 0x000108b0 Section 0 llshl.o(.text) + .text 0x000108d0 Section 0 llushr.o(.text) + .text 0x000108f2 Section 0 llsshr.o(.text) + .text 0x00010918 Section 0 fepilogue.o(.text) + .text 0x00010918 Section 0 iusefp.o(.text) + .text 0x0001099a Section 0 depilogue.o(.text) + .text 0x00010a58 Section 0 dsqrt.o(.text) + .text 0x00010afc Section 0 dfixul.o(.text) + .text 0x00010b3c Section 40 cdrcmple.o(.text) + .text 0x00010b64 Section 36 init.o(.text) + .text 0x00010b88 Section 0 __dczerorl2.o(.text) + i.ADC_IRQn_Handler 0x00010be0 Section 0 irq_redirect .o(i.ADC_IRQn_Handler) + i.AP_NRESET_IRQn_Handler 0x00010bf8 Section 0 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + i.DMA_IRQn_Handler 0x00010c10 Section 0 irq_redirect .o(i.DMA_IRQn_Handler) + i.EXTI_INT0_IRQn_Handler 0x00010c24 Section 0 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + i.EXTI_INT1_IRQn_Handler 0x00010c40 Section 0 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + i.EXTI_INT2_IRQn_Handler 0x00010c5c Section 0 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + i.EXTI_INT3_IRQn_Handler 0x00010c78 Section 0 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + i.EXTI_INT4_IRQn_Handler 0x00010c94 Section 0 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + i.EXTI_INT5_IRQn_Handler 0x00010cb0 Section 0 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + i.EXTI_INT6_IRQn_Handler 0x00010ccc Section 0 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + i.EXTI_INT7_IRQn_Handler 0x00010ce8 Section 0 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + i.FLSCTRL_IRQn_Handler 0x00010d04 Section 0 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + i.Gpio_swire_output 0x00010d18 Section 0 ap_demo.o(i.Gpio_swire_output) + i.HardFault_Handler 0x00010d68 Section 0 irq_redirect .o(i.HardFault_Handler) + i.I2C0_IRQn_Handler 0x00010d7c Section 0 irq_redirect .o(i.I2C0_IRQn_Handler) + i.I2C1_IRQn_Handler 0x00010d94 Section 0 irq_redirect .o(i.I2C1_IRQn_Handler) + i.LCDC_IRQn_Handler 0x00010dac Section 0 irq_redirect .o(i.LCDC_IRQn_Handler) + i.LOG_printf 0x00010dc4 Section 0 tau_log.o(i.LOG_printf) + i.MEMC_IRQn_Handler 0x00010dec Section 0 irq_redirect .o(i.MEMC_IRQn_Handler) + i.MIPI_RX_IRQn_Handler 0x00010e04 Section 0 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + i.MIPI_TX_IRQn_Handler 0x00010e1c Section 0 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + i.PWMDET_IRQn_Handler 0x00010e34 Section 0 irq_redirect .o(i.PWMDET_IRQn_Handler) + i.PWM_Task 0x00010e50 Section 0 ap_demo.o(i.PWM_Task) + i.PWM_init 0x00010e94 Section 0 ap_demo.o(i.PWM_init) + PWM_init 0x00010e95 Thumb Code 26 ap_demo.o(i.PWM_init) + i.S20_Start_init 0x00010eb0 Section 0 app_tp_transfer.o(i.S20_Start_init) + i.SPIM_IRQn_Handler 0x00010fe0 Section 0 irq_redirect .o(i.SPIM_IRQn_Handler) + i.UART_DisableDma 0x00010ffc Section 0 drv_uart.o(i.UART_DisableDma) + i.__scatterload_null 0x00010ffe Section 2 handlers.o(i.__scatterload_null) + .ARM.__at_0x11000 0x00011000 Section 20 drv_common.o(.ARM.__at_0x11000) + i.SPIS_IRQn_Handler 0x00011014 Section 0 irq_redirect .o(i.SPIS_IRQn_Handler) + i.SWIRE_IRQn_Handler 0x00011030 Section 0 irq_redirect .o(i.SWIRE_IRQn_Handler) + i.SysTick_Handler 0x0001104c Section 0 irq_redirect .o(i.SysTick_Handler) + i.TIMER0_IRQn_Handler 0x00011064 Section 0 irq_redirect .o(i.TIMER0_IRQn_Handler) + i.TIMER1_IRQn_Handler 0x0001107c Section 0 irq_redirect .o(i.TIMER1_IRQn_Handler) + i.TIMER2_IRQn_Handler 0x00011094 Section 0 irq_redirect .o(i.TIMER2_IRQn_Handler) + i.TIMER3_IRQn_Handler 0x000110ac Section 0 irq_redirect .o(i.TIMER3_IRQn_Handler) + i.UART0_IRQ_Handle 0x000110c4 Section 0 drv_uart.o(i.UART0_IRQ_Handle) + i.UART_GetInstance 0x000110e0 Section 0 drv_uart.o(i.UART_GetInstance) + i.UART_IRQn_Handler 0x000110e4 Section 0 irq_redirect .o(i.UART_IRQn_Handler) + i.UART_ResetRxFIFO 0x000110fc Section 0 drv_uart.o(i.UART_ResetRxFIFO) + i.UART_SetBaudRate 0x00011120 Section 0 drv_uart.o(i.UART_SetBaudRate) + i.UART_SwitchSCLK 0x00011168 Section 0 drv_uart.o(i.UART_SwitchSCLK) + i.UART_TransferHandleIRQ 0x00011182 Section 0 drv_uart.o(i.UART_TransferHandleIRQ) + i.UART_WriteBlocking 0x000112b6 Section 0 drv_uart.o(i.UART_WriteBlocking) + i.UART_init 0x000112d0 Section 0 drv_uart.o(i.UART_init) + i.VIDC_IRQn_Handler 0x0001138c Section 0 irq_redirect .o(i.VIDC_IRQn_Handler) + i.VPRE_IRQn_Handler 0x000113a4 Section 0 irq_redirect .o(i.VPRE_IRQn_Handler) + i.WDG_IRQn_Handler 0x000113bc Section 0 irq_redirect .o(i.WDG_IRQn_Handler) + i.__0printf 0x000113d4 Section 0 printfa.o(i.__0printf) + i.__0vsprintf 0x000113f4 Section 0 printfa.o(i.__0vsprintf) + i.__ARM_clz 0x00011418 Section 0 depilogue.o(i.__ARM_clz) + i.__ARM_common_switch8 0x00011446 Section 0 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + i.__NVIC_ClearPendingIRQ 0x00011460 Section 0 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011461 Thumb Code 18 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011478 Section 0 drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011479 Thumb Code 18 drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011490 Section 0 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011491 Thumb Code 18 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_DisableIRQ 0x000114a8 Section 0 drv_rxbr.o(i.__NVIC_DisableIRQ) + __NVIC_DisableIRQ 0x000114a9 Thumb Code 26 drv_rxbr.o(i.__NVIC_DisableIRQ) + i.__NVIC_EnableIRQ 0x000114c8 Section 0 drv_rxbr.o(i.__NVIC_EnableIRQ) + __NVIC_EnableIRQ 0x000114c9 Thumb Code 18 drv_rxbr.o(i.__NVIC_EnableIRQ) + i.__NVIC_SetPriority 0x000114e0 Section 0 hal_spi_slave.o(i.__NVIC_SetPriority) + __NVIC_SetPriority 0x000114e1 Thumb Code 60 hal_spi_slave.o(i.__NVIC_SetPriority) + i.__scatterload_copy 0x00011524 Section 14 handlers.o(i.__scatterload_copy) + i.__scatterload_zeroinit 0x00011532 Section 14 handlers.o(i.__scatterload_zeroinit) + i.__set_errno 0x00011540 Section 0 errno.o(i.__set_errno) + i._fp_digits 0x0001154c Section 0 printfa.o(i._fp_digits) + _fp_digits 0x0001154d Thumb Code 344 printfa.o(i._fp_digits) + i._printf_core 0x000116c0 Section 0 printfa.o(i._printf_core) + _printf_core 0x000116c1 Thumb Code 1754 printfa.o(i._printf_core) + i._printf_post_padding 0x00011dac Section 0 printfa.o(i._printf_post_padding) + _printf_post_padding 0x00011dad Thumb Code 32 printfa.o(i._printf_post_padding) + i._printf_pre_padding 0x00011dcc Section 0 printfa.o(i._printf_pre_padding) + _printf_pre_padding 0x00011dcd Thumb Code 44 printfa.o(i._printf_pre_padding) + i._sputc 0x00011df8 Section 0 printfa.o(i._sputc) + _sputc 0x00011df9 Thumb Code 10 printfa.o(i._sputc) + i.ap_dcs_read 0x00011e04 Section 0 ap_demo.o(i.ap_dcs_read) + ap_dcs_read 0x00011e05 Thumb Code 2168 ap_demo.o(i.ap_dcs_read) + i.ap_demo 0x0001267c Section 0 ap_demo.o(i.ap_demo) + i.ap_get_reg_ca 0x00012894 Section 0 ap_demo.o(i.ap_get_reg_ca) + ap_get_reg_ca 0x00012895 Thumb Code 68 ap_demo.o(i.ap_get_reg_ca) + i.ap_get_reg_df 0x000128e4 Section 0 ap_demo.o(i.ap_get_reg_df) + ap_get_reg_df 0x000128e5 Thumb Code 236 ap_demo.o(i.ap_get_reg_df) + i.ap_reset_cb 0x000129e4 Section 0 ap_demo.o(i.ap_reset_cb) + ap_reset_cb 0x000129e5 Thumb Code 74 ap_demo.o(i.ap_reset_cb) + i.ap_set_backlight 0x00012a68 Section 0 ap_demo.o(i.ap_set_backlight) + ap_set_backlight 0x00012a69 Thumb Code 68 ap_demo.o(i.ap_set_backlight) + i.ap_set_display_off 0x00012ab8 Section 0 ap_demo.o(i.ap_set_display_off) + ap_set_display_off 0x00012ab9 Thumb Code 36 ap_demo.o(i.ap_set_display_off) + i.ap_set_display_on 0x00012b00 Section 0 ap_demo.o(i.ap_set_display_on) + ap_set_display_on 0x00012b01 Thumb Code 24 ap_demo.o(i.ap_set_display_on) + i.ap_set_enter_sleep_mode 0x00012b38 Section 0 ap_demo.o(i.ap_set_enter_sleep_mode) + ap_set_enter_sleep_mode 0x00012b39 Thumb Code 96 ap_demo.o(i.ap_set_enter_sleep_mode) + i.ap_set_exit_sleep_mode 0x00012bd0 Section 0 ap_demo.o(i.ap_set_exit_sleep_mode) + ap_set_exit_sleep_mode 0x00012bd1 Thumb Code 28 ap_demo.o(i.ap_set_exit_sleep_mode) + i.ap_set_tp_calibration_04 0x00012c18 Section 0 ap_demo.o(i.ap_set_tp_calibration_04) + ap_set_tp_calibration_04 0x00012c19 Thumb Code 34 ap_demo.o(i.ap_set_tp_calibration_04) + i.ap_tp_calibration 0x00012c40 Section 0 app_tp_transfer.o(i.ap_tp_calibration) + i.app_ADC_IRQn_Handler 0x00012d08 Section 0 drv_rxbr.o(i.app_ADC_IRQn_Handler) + i.app_AP_NRESET_IRQn_Handler 0x00012d24 Section 0 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + i.app_EXTI_INT0_IRQn_Handler 0x00012d48 Section 0 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + i.app_EXTI_INT1_IRQn_Handler 0x00012d64 Section 0 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + i.app_EXTI_INT2_IRQn_Handler 0x00012d80 Section 0 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + i.app_EXTI_INT3_IRQn_Handler 0x00012d9c Section 0 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + i.app_EXTI_INT4_IRQn_Handler 0x00012db8 Section 0 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + i.app_EXTI_INT5_IRQn_Handler 0x00012dd4 Section 0 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + i.app_EXTI_INT6_IRQn_Handler 0x00012df0 Section 0 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + i.app_EXTI_INT7_IRQn_Handler 0x00012e0c Section 0 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + i.app_HardFault_Handler 0x00012e28 Section 0 drv_common.o(i.app_HardFault_Handler) + i.app_I2C0_IRQn_Handler 0x00012e70 Section 0 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + i.app_I2C1_IRQn_Handler 0x00012e80 Section 0 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + i.app_LCDC_IRQn_Handler 0x00012e90 Section 0 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + i.app_MEMC_IRQn_Handler 0x00012f70 Section 0 drv_memc.o(i.app_MEMC_IRQn_Handler) + i.app_MIPI_RX_IRQn_Handler 0x00012ff8 Section 0 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + i.app_MIPI_TX_IRQn_Handler 0x00013290 Section 0 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + i.app_PWMDET_IRQn_Handler 0x00013330 Section 0 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + i.app_SPIM_IRQn_Handler 0x00013378 Section 0 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + i.app_SPIS_IRQn_Handler 0x000133a8 Section 0 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + i.app_SWIRE_IRQn_Handler 0x000135a8 Section 0 drv_swire.o(i.app_SWIRE_IRQn_Handler) + i.app_SysTick_Handler 0x000135c8 Section 0 drv_common.o(i.app_SysTick_Handler) + i.app_TIMER0_IRQn_Handler 0x000135e0 Section 0 drv_timer.o(i.app_TIMER0_IRQn_Handler) + i.app_TIMER1_IRQn_Handler 0x000135ea Section 0 drv_timer.o(i.app_TIMER1_IRQn_Handler) + i.app_TIMER2_IRQn_Handler 0x000135f4 Section 0 drv_timer.o(i.app_TIMER2_IRQn_Handler) + i.app_TIMER3_IRQn_Handler 0x000135fe Section 0 drv_timer.o(i.app_TIMER3_IRQn_Handler) + i.app_UART_IRQn_Handler 0x00013608 Section 0 drv_uart.o(i.app_UART_IRQn_Handler) + i.app_VIDC_IRQn_Handler 0x00013610 Section 0 drv_vidc.o(i.app_VIDC_IRQn_Handler) + i.app_VPRE_IRQn_Handler 0x0001362c Section 0 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + i.app_WDG_IRQn_Handler 0x00013648 Section 0 drv_wdg.o(i.app_WDG_IRQn_Handler) + i.app_dma_irq_handler 0x00013680 Section 0 drv_dma.o(i.app_dma_irq_handler) + i.app_fls_ctrl_Handler 0x00013690 Section 0 norflash.o(i.app_fls_ctrl_Handler) + i.app_tp_I2C_init 0x000136c0 Section 0 app_tp_transfer.o(i.app_tp_I2C_init) + i.app_tp_calibration_exec 0x000136e4 Section 0 ap_demo.o(i.app_tp_calibration_exec) + i.app_tp_i2cs_callback 0x0001374c Section 0 app_tp_transfer.o(i.app_tp_i2cs_callback) + app_tp_i2cs_callback 0x0001374d Thumb Code 14 app_tp_transfer.o(i.app_tp_i2cs_callback) + i.app_tp_init 0x0001375c Section 0 app_tp_transfer.o(i.app_tp_init) + i.app_tp_m_read 0x000137b0 Section 0 app_tp_transfer.o(i.app_tp_m_read) + app_tp_m_read 0x000137b1 Thumb Code 48 app_tp_transfer.o(i.app_tp_m_read) + i.app_tp_m_transfer_complate 0x000137e0 Section 0 app_tp_transfer.o(i.app_tp_m_transfer_complate) + i.app_tp_m_write 0x000137e8 Section 0 app_tp_transfer.o(i.app_tp_m_write) + app_tp_m_write 0x000137e9 Thumb Code 16 app_tp_transfer.o(i.app_tp_m_write) + i.app_tp_phone_analysis_data 0x000137f8 Section 0 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + i.app_tp_phone_clear_reset_on 0x00013b60 Section 0 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + i.app_tp_s_read 0x00013b6c Section 0 app_tp_transfer.o(i.app_tp_s_read) + i.app_tp_s_write 0x00013b7c Section 0 app_tp_transfer.o(i.app_tp_s_write) + i.app_tp_screen_analysis_int 0x00013b8c Section 0 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + i.app_tp_screen_init 0x00013e5c Section 0 app_tp_transfer.o(i.app_tp_screen_init) + i.app_tp_screen_int_callback 0x00013e90 Section 0 app_tp_transfer.o(i.app_tp_screen_int_callback) + app_tp_screen_int_callback 0x00013e91 Thumb Code 8 app_tp_transfer.o(i.app_tp_screen_int_callback) + i.app_tp_screen_int_init 0x00013e9c Section 0 app_tp_transfer.o(i.app_tp_screen_int_init) + app_tp_screen_int_init 0x00013e9d Thumb Code 56 app_tp_transfer.o(i.app_tp_screen_int_init) + i.app_tp_screen_int_lvl_low 0x00013edc Section 0 app_tp_transfer.o(i.app_tp_screen_int_lvl_low) + app_tp_screen_int_lvl_low 0x00013edd Thumb Code 4 app_tp_transfer.o(i.app_tp_screen_int_lvl_low) + i.app_tp_transfer_phone 0x00013ee0 Section 0 app_tp_transfer.o(i.app_tp_transfer_phone) + app_tp_transfer_phone 0x00013ee1 Thumb Code 48 app_tp_transfer.o(i.app_tp_transfer_phone) + i.app_tp_transfer_screen_const 0x00013f14 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_const) + app_tp_transfer_screen_const 0x00013f15 Thumb Code 54 app_tp_transfer.o(i.app_tp_transfer_screen_const) + i.app_tp_transfer_screen_int 0x00013f5c Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_int) + i.app_tp_transfer_screen_start 0x000140c4 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_start) + i.board_Init 0x000140e8 Section 0 board.o(i.board_Init) + i.calc_framebuffer_setting 0x0001410c Section 0 hal_internal_vsync.o(i.calc_framebuffer_setting) + calc_framebuffer_setting 0x0001410d Thumb Code 962 hal_internal_vsync.o(i.calc_framebuffer_setting) + i.ceil 0x00014518 Section 0 ceil.o(i.ceil) + i.check_mipi_rx_tx_video_info 0x000145e0 Section 0 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + check_mipi_rx_tx_video_info 0x000145e1 Thumb Code 44 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + i.check_pkt_buf_rev 0x0001460c Section 0 hal_internal_vsync.o(i.check_pkt_buf_rev) + check_pkt_buf_rev 0x0001460d Thumb Code 92 hal_internal_vsync.o(i.check_pkt_buf_rev) + i.dcs_packet_fifo_alloc 0x0001469c Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + i.dcs_packet_fifo_init 0x000146f4 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + i.dcs_packet_free_fifo_header 0x0001470c Section 0 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + i.dcs_packet_get_fifo_header 0x00014750 Section 0 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + i.dcs_sw_filter 0x00014774 Section 0 hal_internal_vsync.o(i.dcs_sw_filter) + dcs_sw_filter 0x00014775 Thumb Code 24 hal_internal_vsync.o(i.dcs_sw_filter) + i.delayMs 0x00014790 Section 0 tau_delay.o(i.delayMs) + i.delayUs 0x000147a8 Section 0 tau_delay.o(i.delayUs) + i.drv_ap_rst_trig_edge_detect 0x000147cc Section 0 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + i.drv_chip_info_get_info 0x00014804 Section 0 drv_chip_info.o(i.drv_chip_info_get_info) + i.drv_chip_info_init 0x00014810 Section 0 drv_chip_info.o(i.drv_chip_info_init) + i.drv_chip_rx_info_check 0x00014850 Section 0 drv_chip_info.o(i.drv_chip_rx_info_check) + i.drv_chip_rx_init_done 0x00014918 Section 0 drv_chip_info.o(i.drv_chip_rx_init_done) + i.drv_common_enable_systick 0x0001492c Section 0 drv_common.o(i.drv_common_enable_systick) + i.drv_common_system_init 0x00014984 Section 0 drv_common.o(i.drv_common_system_init) + i.drv_crgu_config_reset_modules 0x0001498c Section 0 drv_crgu.o(i.drv_crgu_config_reset_modules) + i.drv_crgu_set_ahb_pre_div 0x0001499c Section 0 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + i.drv_crgu_set_ahb_src 0x000149b0 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_src) + i.drv_crgu_set_clock 0x000149c4 Section 0 drv_crgu.o(i.drv_crgu_set_clock) + i.drv_crgu_set_dpi_mux_src 0x000149e4 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + i.drv_crgu_set_dpi_pre_div 0x000149f8 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + i.drv_crgu_set_dpi_pre_src 0x00014a10 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + i.drv_crgu_set_dsc_core_div 0x00014a24 Section 0 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + i.drv_crgu_set_dsco_src 0x00014a38 Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src) + i.drv_crgu_set_dsco_src_div 0x00014a4c Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + i.drv_crgu_set_fb_div 0x00014a60 Section 0 drv_crgu.o(i.drv_crgu_set_fb_div) + i.drv_crgu_set_fb_src 0x00014a74 Section 0 drv_crgu.o(i.drv_crgu_set_fb_src) + i.drv_crgu_set_lcdc_div 0x00014a88 Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_div) + i.drv_crgu_set_lcdc_src 0x00014a9c Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_src) + i.drv_crgu_set_mipi_cfg_src 0x00014ab0 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + i.drv_crgu_set_mipi_ref_src 0x00014ac4 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + i.drv_crgu_set_reset 0x00014adc Section 0 drv_crgu.o(i.drv_crgu_set_reset) + i.drv_crgu_set_rxbr_div 0x00014af4 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_div) + i.drv_crgu_set_rxbr_src 0x00014b08 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_src) + i.drv_crgu_set_vidc_src 0x00014b1c Section 0 drv_crgu.o(i.drv_crgu_set_vidc_src) + i.drv_dma_clear_flag 0x00014b30 Section 0 drv_dma.o(i.drv_dma_clear_flag) + i.drv_dma_create_handle 0x00014b48 Section 0 drv_dma.o(i.drv_dma_create_handle) + i.drv_dma_disenable_channel 0x00014b64 Section 0 drv_dma.o(i.drv_dma_disenable_channel) + i.drv_dma_enable_channel 0x00014b74 Section 0 drv_dma.o(i.drv_dma_enable_channel) + i.drv_dma_enable_channel_interrupts 0x00014b84 Section 0 drv_dma.o(i.drv_dma_enable_channel_interrupts) + i.drv_dma_get_channel_flag 0x00014ba8 Section 0 drv_dma.o(i.drv_dma_get_channel_flag) + i.drv_dma_irq_handler 0x00014bb4 Section 0 drv_dma.o(i.drv_dma_irq_handler) + i.drv_dma_prepar_transfer 0x00014c44 Section 0 drv_dma.o(i.drv_dma_prepar_transfer) + i.drv_dma_set_burst 0x00014c56 Section 0 drv_dma.o(i.drv_dma_set_burst) + i.drv_dma_set_callback 0x00014c70 Section 0 drv_dma.o(i.drv_dma_set_callback) + i.drv_dma_set_transfer 0x00014c78 Section 0 drv_dma.o(i.drv_dma_set_transfer) + i.drv_dsc_dec_convert_pps_rc_parameter 0x00014cbc Section 0 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + i.drv_dsc_dec_disable 0x00014cf2 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_disable) + i.drv_dsc_dec_enable 0x00014d00 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_enable) + i.drv_dsc_dec_get_nslc 0x00014d74 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + i.drv_dsc_dec_set_u8_pps 0x00014d7e Section 0 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + i.drv_dsi_rx_calc_ipi_tx_delay 0x00014da8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + i.drv_dsi_rx_enable_irq 0x00014eac Section 0 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + i.drv_dsi_rx_get_color_bpp 0x00014eec Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + drv_dsi_rx_get_color_bpp 0x00014eed Thumb Code 62 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + i.drv_dsi_rx_get_color_pcc 0x00014f3c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + drv_dsi_rx_get_color_pcc 0x00014f3d Thumb Code 24 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + i.drv_dsi_rx_get_compression_en 0x00014f58 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + i.drv_dsi_rx_get_max_ret_size 0x00014f60 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + i.drv_dsi_rx_power_up 0x00014f66 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + i.drv_dsi_rx_set_ctrl_cfg 0x00014f74 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + i.drv_dsi_rx_set_ddi_cfg 0x00014f94 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + i.drv_dsi_rx_set_inten 0x00014fa4 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + i.drv_dsi_rx_set_ipi_cfg 0x00014fa8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + i.drv_dsi_rx_set_lane_swap 0x00014fb8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + i.drv_dsi_rx_set_resp_cnt 0x00014ffe Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + i.drv_dsi_rx_set_up_phy 0x00015024 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + i.drv_dsi_rx_shut_down 0x00015130 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + i.drv_dsi_tx_command_header 0x0001513e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + i.drv_dsi_tx_command_mode_cfg 0x00015152 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + i.drv_dsi_tx_command_put_payload 0x000151be Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + i.drv_dsi_tx_config_eotp 0x000151c2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + i.drv_dsi_tx_config_int 0x000151da Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + i.drv_dsi_tx_dpi_lpcmd_time 0x000151e2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + i.drv_dsi_tx_dpi_mode 0x000151ea Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + i.drv_dsi_tx_dpi_polarity 0x000151f4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + i.drv_dsi_tx_edpi_cmd_size 0x00015218 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + i.drv_dsi_tx_get_cmd_status 0x0001521c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + i.drv_dsi_tx_mode 0x00015220 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_mode) + i.drv_dsi_tx_phy_clock_lane_auto_lp 0x00015224 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + i.drv_dsi_tx_phy_clock_lane_req_hs 0x0001523c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + i.drv_dsi_tx_phy_lane_mode 0x00015256 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + i.drv_dsi_tx_phy_status_ready 0x00015262 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + i.drv_dsi_tx_phy_status_stopstate 0x000152c6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + i.drv_dsi_tx_phy_test_setup 0x00015304 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + i.drv_dsi_tx_phy_time_cfg 0x00015410 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + i.drv_dsi_tx_powerup 0x0001542e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + i.drv_dsi_tx_response_mode 0x00015436 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + i.drv_dsi_tx_set_bta_ack 0x00015452 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + i.drv_dsi_tx_set_esc_div 0x0001546a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + i.drv_dsi_tx_set_int 0x00015478 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + i.drv_dsi_tx_set_time_out_div 0x000154ac Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + i.drv_dsi_tx_set_video_chunk 0x000154bc Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + i.drv_dsi_tx_set_video_timing 0x000154c4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + i.drv_dsi_tx_shutdown 0x000154e6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + i.drv_dsi_tx_timeout_cfg 0x000154ee Section 0 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + i.drv_dsi_tx_video_mode_cfg 0x00015514 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + i.drv_dsi_tx_video_mode_disable_hact_cmd 0x000155be Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + i.drv_dsi_tx_video_mode_set_lp_cmd 0x000155d4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + i.drv_efuse_enter_inactive 0x000155ec Section 0 drv_efuse.o(i.drv_efuse_enter_inactive) + i.drv_efuse_int_enable 0x0001560c Section 0 drv_efuse.o(i.drv_efuse_int_enable) + i.drv_efuse_read 0x00015618 Section 0 drv_efuse.o(i.drv_efuse_read) + i.drv_efuse_read_req 0x0001564a Section 0 drv_efuse.o(i.drv_efuse_read_req) + i.drv_gpio_get_input_data 0x00015664 Section 0 drv_gpio.o(i.drv_gpio_get_input_data) + i.drv_gpio_register_ap_reset_callback 0x0001567c Section 0 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + i.drv_gpio_register_callback 0x00015688 Section 0 drv_gpio.o(i.drv_gpio_register_callback) + i.drv_gpio_set_int 0x0001569c Section 0 drv_gpio.o(i.drv_gpio_set_int) + i.drv_gpio_set_ioe 0x000156e0 Section 0 drv_gpio.o(i.drv_gpio_set_ioe) + i.drv_gpio_set_mode0 0x00015700 Section 0 drv_gpio.o(i.drv_gpio_set_mode0) + i.drv_gpio_set_mode1 0x00015710 Section 0 drv_gpio.o(i.drv_gpio_set_mode1) + i.drv_gpio_set_mode2 0x00015720 Section 0 drv_gpio.o(i.drv_gpio_set_mode2) + i.drv_gpio_set_mode3 0x00015730 Section 0 drv_gpio.o(i.drv_gpio_set_mode3) + i.drv_gpio_set_output_data 0x00015740 Section 0 hal_gpio.o(i.drv_gpio_set_output_data) + drv_gpio_set_output_data 0x00015741 Thumb Code 26 hal_gpio.o(i.drv_gpio_set_output_data) + i.drv_gpio_set_pull_state 0x00015760 Section 0 drv_gpio.o(i.drv_gpio_set_pull_state) + i.drv_i2c_dma_callback 0x00015890 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_callback) + drv_i2c_dma_callback 0x00015891 Thumb Code 40 drv_i2c_dma.o(i.drv_i2c_dma_callback) + i.drv_i2c_dma_init 0x000158c4 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_init) + i.drv_i2c_enable_rx_dma 0x00015970 Section 0 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + i.drv_i2c_enable_tx_dma 0x0001598a Section 0 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + i.drv_i2c_m_clear_it_pending_bit 0x000159a4 Section 0 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + i.drv_i2c_m_enable 0x00015a04 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable) + i.drv_i2c_m_enable_intr 0x00015a14 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + i.drv_i2c_m_set_callback 0x00015a4c Section 0 drv_i2c_master.o(i.drv_i2c_m_set_callback) + i.drv_i2c_master_init 0x00015a58 Section 0 drv_i2c_master.o(i.drv_i2c_master_init) + i.drv_i2c_master_read_dma 0x00015ae4 Section 0 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + i.drv_i2c_master_write_dma 0x00015b40 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + i.drv_i2c_master_write_read_cmd 0x00015b7c Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + drv_i2c_master_write_read_cmd 0x00015b7d Thumb Code 46 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + i.drv_i2c_s_clear_it_pending_bit 0x00015bac Section 0 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + i.drv_i2c_s_enable_intr 0x00015c08 Section 0 drv_i2c_slave.o(i.drv_i2c_s_enable_intr) + i.drv_i2c_s_get_fifo_status 0x00015c3c Section 0 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + i.drv_i2c_s_set_callback 0x00015c58 Section 0 drv_i2c_slave.o(i.drv_i2c_s_set_callback) + i.drv_i2c_s_write_data 0x00015c64 Section 0 drv_i2c_slave.o(i.drv_i2c_s_write_data) + i.drv_i2c_set_dma_irq_callback 0x00015c84 Section 0 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + i.drv_i2c_slave_init 0x00015cdc Section 0 drv_i2c_slave.o(i.drv_i2c_slave_init) + i.drv_i2c_slave_write_dma 0x00015d20 Section 0 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + i.drv_lcdc_config_bypass 0x00015d3c Section 0 drv_lcdc.o(i.drv_lcdc_config_bypass) + i.drv_lcdc_config_ccm 0x00015d54 Section 0 drv_lcdc.o(i.drv_lcdc_config_ccm) + i.drv_lcdc_config_disp_mode 0x00015d84 Section 0 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + i.drv_lcdc_config_dpi_polarity 0x00015d9a Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + i.drv_lcdc_config_dpi_timing 0x00015dbe Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + i.drv_lcdc_config_edpi_mode 0x00015de4 Section 0 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + i.drv_lcdc_config_endianness 0x00015dfa Section 0 drv_lcdc.o(i.drv_lcdc_config_endianness) + i.drv_lcdc_config_input_size 0x00015e10 Section 0 drv_lcdc.o(i.drv_lcdc_config_input_size) + i.drv_lcdc_config_int 0x00015e1c Section 0 drv_lcdc.o(i.drv_lcdc_config_int) + i.drv_lcdc_config_int_single 0x00015e3a Section 0 drv_lcdc.o(i.drv_lcdc_config_int_single) + i.drv_lcdc_config_overwrite 0x00015e5c Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite) + i.drv_lcdc_config_overwrite_rgb 0x00015e7e Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + i.drv_lcdc_config_partial_display_area 0x00015e8a Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + i.drv_lcdc_config_partial_display_enable 0x00015ea4 Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + i.drv_lcdc_config_scale_up_coef 0x00015ec6 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + i.drv_lcdc_config_scale_up_step 0x00015ee0 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + i.drv_lcdc_config_src_parameter 0x00015eec Section 0 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + i.drv_lcdc_config_thresh 0x00015f38 Section 0 drv_lcdc.o(i.drv_lcdc_config_thresh) + i.drv_lcdc_ctrl_flow 0x00015f3e Section 0 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + i.drv_lcdc_enable_shadow_reg 0x00015f50 Section 0 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + i.drv_lcdc_set_int 0x00015f70 Section 0 drv_lcdc.o(i.drv_lcdc_set_int) + i.drv_lcdc_set_video_hw_mode 0x00015fa4 Section 0 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + i.drv_lcdc_start 0x00015fb8 Section 0 drv_lcdc.o(i.drv_lcdc_start) + i.drv_memc_clear_status 0x00015fd8 Section 0 drv_memc.o(i.drv_memc_clear_status) + i.drv_memc_enable_irq 0x00015fe4 Section 0 drv_memc.o(i.drv_memc_enable_irq) + i.drv_memc_gen_a_tear_signal 0x00016024 Section 0 drv_memc.o(i.drv_memc_gen_a_tear_signal) + i.drv_memc_get_status 0x00016030 Section 0 drv_memc.o(i.drv_memc_get_status) + i.drv_memc_rate_transfer_sel 0x00016042 Section 0 drv_memc.o(i.drv_memc_rate_transfer_sel) + i.drv_memc_sel_vsync 0x00016052 Section 0 drv_memc.o(i.drv_memc_sel_vsync) + i.drv_memc_set_active_height 0x00016060 Section 0 drv_memc.o(i.drv_memc_set_active_height) + i.drv_memc_set_data_mode 0x00016074 Section 0 drv_memc.o(i.drv_memc_set_data_mode) + i.drv_memc_set_double_buffer 0x00016080 Section 0 drv_memc.o(i.drv_memc_set_double_buffer) + i.drv_memc_set_double_buffer_reverse 0x00016090 Section 0 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + i.drv_memc_set_fs_en_conditions 0x000160a2 Section 0 drv_memc.o(i.drv_memc_set_fs_en_conditions) + i.drv_memc_set_inten 0x000160b2 Section 0 drv_memc.o(i.drv_memc_set_inten) + i.drv_memc_set_lcdc_st_conditions 0x000160c8 Section 0 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + i.drv_memc_set_ltpo_mode 0x000160e0 Section 0 drv_memc.o(i.drv_memc_set_ltpo_mode) + i.drv_memc_set_tear_mode 0x000160fa Section 0 drv_memc.o(i.drv_memc_set_tear_mode) + i.drv_memc_set_tear_waveform 0x00016108 Section 0 drv_memc.o(i.drv_memc_set_tear_waveform) + i.drv_memc_set_vidc_sync_cnt 0x00016130 Section 0 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + i.drv_param_init_get_ccm 0x00016140 Section 0 drv_param_init.o(i.drv_param_init_get_ccm) + i.drv_param_init_get_scld_filter_h 0x00016148 Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + i.drv_param_init_get_scld_filter_v 0x0001615c Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + i.drv_param_init_get_sclu_filter 0x00016170 Section 0 drv_param_init.o(i.drv_param_init_get_sclu_filter) + i.drv_param_init_set_ccm 0x00016178 Section 0 drv_param_init.o(i.drv_param_init_set_ccm) + i.drv_param_p2r_filter_init 0x0001618c Section 0 drv_param_init.o(i.drv_param_p2r_filter_init) + i.drv_phy_enable_calibration 0x000161b0 Section 0 drv_phy_common.o(i.drv_phy_enable_calibration) + i.drv_phy_get_calibration 0x000161c0 Section 0 drv_phy_common.o(i.drv_phy_get_calibration) + i.drv_phy_get_pll_para 0x000161fc Section 0 drv_phy_common.o(i.drv_phy_get_pll_para) + i.drv_phy_get_rate_para 0x0001625c Section 0 drv_phy_common.o(i.drv_phy_get_rate_para) + i.drv_phy_test_clear 0x000162b0 Section 0 drv_phy_common.o(i.drv_phy_test_clear) + i.drv_phy_test_lock 0x000162c0 Section 0 drv_phy_common.o(i.drv_phy_test_lock) + i.drv_phy_test_write_1_byte 0x000162d8 Section 0 drv_phy_common.o(i.drv_phy_test_write_1_byte) + i.drv_phy_test_write_2_byte 0x000162f8 Section 0 drv_phy_common.o(i.drv_phy_test_write_2_byte) + i.drv_phy_test_write_code 0x0001631e Section 0 drv_phy_common.o(i.drv_phy_test_write_code) + i.drv_phy_test_write_data 0x0001633c Section 0 drv_phy_common.o(i.drv_phy_test_write_data) + drv_phy_test_write_data 0x0001633d Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_data) + i.drv_pwm_out_enable 0x0001635c Section 0 drv_pwm.o(i.drv_pwm_out_enable) + i.drv_pwm_out_set_control 0x0001637c Section 0 drv_pwm.o(i.drv_pwm_out_set_control) + i.drv_pwm_out_set_period 0x00016388 Section 0 drv_pwm.o(i.drv_pwm_out_set_period) + i.drv_pwm_out_set_threshold 0x00016394 Section 0 drv_pwm.o(i.drv_pwm_out_set_threshold) + i.drv_pwr_set_cp_mode 0x000163a0 Section 0 drv_pwr.o(i.drv_pwr_set_cp_mode) + i.drv_pwr_set_pvd_mode 0x000163c0 Section 0 drv_pwr.o(i.drv_pwr_set_pvd_mode) + i.drv_pwr_set_system_clk_src 0x000163d8 Section 0 drv_pwr.o(i.drv_pwr_set_system_clk_src) + i.drv_rx_phy_test_clear 0x00016410 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + drv_rx_phy_test_clear 0x00016411 Thumb Code 12 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + i.drv_rx_phy_test_lock 0x0001641c Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + drv_rx_phy_test_lock 0x0001641d Thumb Code 16 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + i.drv_rx_phy_test_write_1_byte 0x0001642c Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + drv_rx_phy_test_write_1_byte 0x0001642d Thumb Code 20 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + i.drv_rx_phy_test_write_2_byte 0x00016440 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + drv_rx_phy_test_write_2_byte 0x00016441 Thumb Code 22 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + i.drv_rxbr_clear_pkt_buffer 0x00016456 Section 0 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + i.drv_rxbr_clear_status0 0x00016460 Section 0 drv_rxbr.o(i.drv_rxbr_clear_status0) + i.drv_rxbr_enable_irq 0x00016464 Section 0 drv_rxbr.o(i.drv_rxbr_enable_irq) + i.drv_rxbr_frame_drop_cfg 0x000164c0 Section 0 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + i.drv_rxbr_get_clk 0x000164d4 Section 0 drv_rxbr.o(i.drv_rxbr_get_clk) + i.drv_rxbr_get_col_addr 0x00016510 Section 0 drv_rxbr.o(i.drv_rxbr_get_col_addr) + i.drv_rxbr_get_int_source 0x00016514 Section 0 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + drv_rxbr_get_int_source 0x00016515 Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + i.drv_rxbr_get_page_addr 0x00016526 Section 0 drv_rxbr.o(i.drv_rxbr_get_page_addr) + i.drv_rxbr_get_status0 0x0001652a Section 0 hal_internal_vsync.o(i.drv_rxbr_get_status0) + drv_rxbr_get_status0 0x0001652b Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_status0) + i.drv_rxbr_hline_rcv0_cfg 0x0001653c Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + i.drv_rxbr_hline_rcv_cfg 0x00016548 Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + i.drv_rxbr_register_irq0_callback 0x00016550 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + i.drv_rxbr_register_irq1_callback 0x0001655c Section 0 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + i.drv_rxbr_set_ack_pkt_header 0x00016568 Section 0 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + i.drv_rxbr_set_cmd_filter 0x0001657c Section 0 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + i.drv_rxbr_set_color_format 0x00016648 Section 0 drv_rxbr.o(i.drv_rxbr_set_color_format) + i.drv_rxbr_set_inten 0x0001665c Section 0 drv_rxbr.o(i.drv_rxbr_set_inten) + i.drv_rxbr_set_ltpo_drop_th 0x00016670 Section 0 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + i.drv_rxbr_set_usr_cfg 0x00016680 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + i.drv_rxbr_set_usr_col 0x000166a6 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_col) + i.drv_rxbr_set_usr_row 0x000166ae Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_row) + i.drv_spi_m_read_data 0x000166b8 Section 0 drv_spi_master.o(i.drv_spi_m_read_data) + i.drv_swire_enable 0x000166d8 Section 0 drv_swire.o(i.drv_swire_enable) + i.drv_swire_set_int 0x000166f4 Section 0 drv_swire.o(i.drv_swire_set_int) + i.drv_swire_set_power_down 0x0001673c Section 0 drv_swire.o(i.drv_swire_set_power_down) + i.drv_sys_cfg_clear_all_int 0x00016758 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + i.drv_sys_cfg_clear_pending 0x00016764 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + i.drv_sys_cfg_sel_ap_rst_lvl_trig 0x0001678c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + i.drv_sys_cfg_sel_ap_rst_trig 0x000167a4 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + i.drv_sys_cfg_sel_gpio_group 0x000167c0 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + i.drv_sys_cfg_sel_int_trig 0x000167e4 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + i.drv_sys_cfg_set_dma_rx_req 0x00016808 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + i.drv_sys_cfg_set_dma_tx_req 0x00016818 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + i.drv_sys_cfg_set_int 0x00016828 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + i.drv_timer_clear_status_flags 0x0001684c Section 0 drv_timer.o(i.drv_timer_clear_status_flags) + drv_timer_clear_status_flags 0x0001684d Thumb Code 26 drv_timer.o(i.drv_timer_clear_status_flags) + i.drv_timer_enable 0x00016866 Section 0 drv_timer.o(i.drv_timer_enable) + i.drv_timer_get_instance 0x00016888 Section 0 drv_timer.o(i.drv_timer_get_instance) + i.drv_timer_get_prescaler 0x00016898 Section 0 drv_timer.o(i.drv_timer_get_prescaler) + i.drv_timer_handle_interrupt 0x000168a8 Section 0 drv_timer.o(i.drv_timer_handle_interrupt) + drv_timer_handle_interrupt 0x000168a9 Thumb Code 54 drv_timer.o(i.drv_timer_handle_interrupt) + i.drv_timer_register_callback 0x000168e4 Section 0 drv_timer.o(i.drv_timer_register_callback) + i.drv_timer_set_compare_val 0x000168f8 Section 0 drv_timer.o(i.drv_timer_set_compare_val) + i.drv_timer_set_int 0x00016908 Section 0 drv_timer.o(i.drv_timer_set_int) + i.drv_timer_set_prescaler 0x00016950 Section 0 drv_timer.o(i.drv_timer_set_prescaler) + i.drv_timer_set_repeat 0x00016978 Section 0 drv_timer.o(i.drv_timer_set_repeat) + i.drv_tx_phy_test_clear 0x00016988 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + drv_tx_phy_test_clear 0x00016989 Thumb Code 10 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + i.drv_tx_phy_test_enter 0x00016992 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + i.drv_tx_phy_test_exit 0x000169ae Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + i.drv_tx_phy_test_write_1_byte 0x000169ca Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + drv_tx_phy_test_write_1_byte 0x000169cb Thumb Code 18 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + i.drv_tx_phy_test_write_2_byte 0x000169dc Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + drv_tx_phy_test_write_2_byte 0x000169dd Thumb Code 20 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + i.drv_tx_phy_test_write_code 0x000169f0 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + drv_tx_phy_test_write_code 0x000169f1 Thumb Code 16 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + i.drv_vidc_clear_irq 0x00016a00 Section 0 drv_vidc.o(i.drv_vidc_clear_irq) + i.drv_vidc_enable 0x00016a08 Section 0 drv_vidc.o(i.drv_vidc_enable) + i.drv_vidc_enable_irq 0x00016a20 Section 0 drv_vidc.o(i.drv_vidc_enable_irq) + i.drv_vidc_get_irq_status 0x00016a60 Section 0 drv_vidc.o(i.drv_vidc_get_irq_status) + i.drv_vidc_init_module_enable 0x00016a74 Section 0 drv_vidc.o(i.drv_vidc_init_module_enable) + i.drv_vidc_register_callback 0x00016a9c Section 0 drv_vidc.o(i.drv_vidc_register_callback) + i.drv_vidc_reset 0x00016aa8 Section 0 drv_vidc.o(i.drv_vidc_reset) + i.drv_vidc_set_dst_parameter 0x00016aae Section 0 drv_vidc.o(i.drv_vidc_set_dst_parameter) + i.drv_vidc_set_irqen 0x00016aea Section 0 drv_vidc.o(i.drv_vidc_set_irqen) + i.drv_vidc_set_mirror 0x00016afe Section 0 drv_vidc.o(i.drv_vidc_set_mirror) + i.drv_vidc_set_p2r_hcoef0 0x00016b0e Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + i.drv_vidc_set_p2r_hinitb 0x00016b16 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + i.drv_vidc_set_p2r_hinitr 0x00016b3c Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + i.drv_vidc_set_pentile_swap 0x00016b64 Section 0 drv_vidc.o(i.drv_vidc_set_pentile_swap) + i.drv_vidc_set_pu_ctrl 0x00016b7c Section 0 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + i.drv_vidc_set_rotation 0x00016b86 Section 0 drv_vidc.o(i.drv_vidc_set_rotation) + i.drv_vidc_set_scld_hcoef0 0x00016b96 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + i.drv_vidc_set_scld_hcoef1 0x00016ba0 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + i.drv_vidc_set_scld_step 0x00016baa Section 0 drv_vidc.o(i.drv_vidc_set_scld_step) + i.drv_vidc_set_scld_vcoef0 0x00016bbc Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + i.drv_vidc_set_scld_vcoef1 0x00016bc6 Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + i.drv_vidc_set_src_parameter 0x00016bd0 Section 0 drv_vidc.o(i.drv_vidc_set_src_parameter) + i.drv_wdg_clear_counter 0x00016be8 Section 0 drv_wdg.o(i.drv_wdg_clear_counter) + i.drv_wdg_clear_edge_flag 0x00016bf8 Section 0 drv_wdg.o(i.drv_wdg_clear_edge_flag) + drv_wdg_clear_edge_flag 0x00016bf9 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_edge_flag) + i.drv_wdg_read_edge_flag 0x00016c08 Section 0 drv_wdg.o(i.drv_wdg_read_edge_flag) + drv_wdg_read_edge_flag 0x00016c09 Thumb Code 10 drv_wdg.o(i.drv_wdg_read_edge_flag) + i.drv_wdg_set_int 0x00016c18 Section 0 drv_wdg.o(i.drv_wdg_set_int) + i.fls_clr_interrupt_flag 0x00016c4c Section 0 drv_fls.o(i.fls_clr_interrupt_flag) + i.fputc 0x00016c56 Section 0 tau_log.o(i.fputc) + i.hal_dsi_rx_ctrl_create_handle 0x00016c6c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + i.hal_dsi_rx_ctrl_deinit 0x00016c9c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + i.hal_dsi_rx_ctrl_dsc_async_handler 0x00016d38 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + i.hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016dbc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + i.hal_dsi_rx_ctrl_get_max_ret_size 0x00016de4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + i.hal_dsi_rx_ctrl_init 0x00016e0c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + i.hal_dsi_rx_ctrl_init_clk 0x00016e6c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + hal_dsi_rx_ctrl_init_clk 0x00016e6d Thumb Code 232 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + i.hal_dsi_rx_ctrl_init_dsi_rx 0x00016f9c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + hal_dsi_rx_ctrl_init_dsi_rx 0x00016f9d Thumb Code 180 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + i.hal_dsi_rx_ctrl_init_memc 0x00017070 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + hal_dsi_rx_ctrl_init_memc 0x00017071 Thumb Code 308 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + i.hal_dsi_rx_ctrl_init_rxbr 0x000171ac Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + hal_dsi_rx_ctrl_init_rxbr 0x000171ad Thumb Code 288 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + i.hal_dsi_rx_ctrl_init_vidc 0x000172dc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + hal_dsi_rx_ctrl_init_vidc 0x000172dd Thumb Code 544 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + i.hal_dsi_rx_ctrl_pre_init_pps 0x00017508 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) + i.hal_dsi_rx_ctrl_send_ack_cmd 0x00017524 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + i.hal_dsi_rx_ctrl_set_cus_esc_clk 0x00017614 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) + i.hal_dsi_rx_ctrl_set_cus_sync_line 0x00017640 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + i.hal_dsi_rx_ctrl_set_hw_tear_mode 0x00017674 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + i.hal_dsi_rx_ctrl_set_ipi_cfg 0x000176a8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + hal_dsi_rx_ctrl_set_ipi_cfg 0x000176a9 Thumb Code 50 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + i.hal_dsi_rx_ctrl_set_rxbr_clk 0x000176e0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + hal_dsi_rx_ctrl_set_rxbr_clk 0x000176e1 Thumb Code 114 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + i.hal_dsi_rx_ctrl_set_sw_tear_mode 0x00017754 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + i.hal_dsi_rx_ctrl_start 0x00017788 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + i.hal_dsi_rx_ctrl_stop 0x000177c4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + i.hal_dsi_rx_ctrl_toggle_resolution 0x00017800 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + i.hal_dsi_tx_calc_video_chunks 0x00017820 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + hal_dsi_tx_calc_video_chunks 0x00017821 Thumb Code 384 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + i.hal_dsi_tx_config_params_for_lane_rate 0x000179b0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + hal_dsi_tx_config_params_for_lane_rate 0x000179b1 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + i.hal_dsi_tx_count_lane_rate 0x000179e4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + hal_dsi_tx_count_lane_rate 0x000179e5 Thumb Code 1160 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + i.hal_dsi_tx_ctrl_create_handle 0x00017eb4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + i.hal_dsi_tx_ctrl_deinit 0x00017ee0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + i.hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017f28 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + i.hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017f74 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + i.hal_dsi_tx_ctrl_init 0x00017f9c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + i.hal_dsi_tx_ctrl_init_clk 0x00018060 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + hal_dsi_tx_ctrl_init_clk 0x00018061 Thumb Code 36 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + i.hal_dsi_tx_ctrl_panel_reset_pin 0x00018084 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + i.hal_dsi_tx_ctrl_set_ccm 0x00018090 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + i.hal_dsi_tx_ctrl_set_overwrite_rgb 0x000180b0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + i.hal_dsi_tx_ctrl_set_partial_disp 0x000180c4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + i.hal_dsi_tx_ctrl_set_partial_disp_area 0x000180d4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + i.hal_dsi_tx_ctrl_start 0x000180f8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + i.hal_dsi_tx_ctrl_stop 0x00018164 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + i.hal_dsi_tx_ctrl_write_array_cmd 0x000181a8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + i.hal_dsi_tx_ctrl_write_cmd 0x00018280 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + i.hal_dsi_tx_init_data_mode 0x00018330 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + hal_dsi_tx_init_data_mode 0x00018331 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + i.hal_dsi_tx_init_dpi_cfg 0x00018374 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + hal_dsi_tx_init_dpi_cfg 0x00018375 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + i.hal_dsi_tx_init_interrupt 0x000183a4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + hal_dsi_tx_init_interrupt 0x000183a5 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + i.hal_dsi_tx_init_phy_cfg 0x000183c4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + hal_dsi_tx_init_phy_cfg 0x000183c5 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + i.hal_dsi_tx_init_remains 0x000183e4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + hal_dsi_tx_init_remains 0x000183e5 Thumb Code 142 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + i.hal_dsi_tx_init_video_mode 0x00018478 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + hal_dsi_tx_init_video_mode 0x00018479 Thumb Code 82 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + i.hal_dsi_tx_send_cmd 0x000184d0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + hal_dsi_tx_send_cmd 0x000184d1 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + i.hal_gpio_ctrl_eint 0x00018514 Section 0 hal_gpio.o(i.hal_gpio_ctrl_eint) + i.hal_gpio_get_input_data 0x0001852c Section 0 hal_gpio.o(i.hal_gpio_get_input_data) + i.hal_gpio_init_eint 0x00018540 Section 0 hal_gpio.o(i.hal_gpio_init_eint) + i.hal_gpio_init_input 0x00018580 Section 0 hal_gpio.o(i.hal_gpio_init_input) + i.hal_gpio_init_output 0x000185a0 Section 0 hal_gpio.o(i.hal_gpio_init_output) + i.hal_gpio_reg_eint_cb 0x000185c8 Section 0 hal_gpio.o(i.hal_gpio_reg_eint_cb) + i.hal_gpio_set_ap_reset_int 0x000185e0 Section 0 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + i.hal_gpio_set_mode 0x00018630 Section 0 hal_gpio.o(i.hal_gpio_set_mode) + i.hal_gpio_set_output_data 0x00018690 Section 0 hal_gpio.o(i.hal_gpio_set_output_data) + i.hal_gpio_set_pull_state 0x00018698 Section 0 hal_gpio.o(i.hal_gpio_set_pull_state) + i.hal_i2c_m_dma_init 0x000186b8 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_init) + i.hal_i2c_m_dma_read 0x00018724 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_read) + i.hal_i2c_m_dma_write 0x00018744 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_write) + i.hal_i2c_m_transfer_complate 0x00018760 Section 0 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + i.hal_i2c_master_irq_callback 0x0001876c Section 0 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + hal_i2c_master_irq_callback 0x0001876d Thumb Code 24 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + i.hal_i2c_s_dma_user_callback 0x0001878c Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + hal_i2c_s_dma_user_callback 0x0001878d Thumb Code 12 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + i.hal_i2c_s_dma_write 0x0001879c Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + i.hal_i2c_s_init 0x000187d4 Section 0 hal_i2c_slave.o(i.hal_i2c_s_init) + i.hal_i2c_s_nonblocking_read 0x00018840 Section 0 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + i.hal_i2c_s_set_transfer 0x00018854 Section 0 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + i.hal_i2c_slave_irq_callback 0x00018860 Section 0 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + hal_i2c_slave_irq_callback 0x00018861 Thumb Code 304 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + i.hal_internal_init_memc 0x000189ac Section 0 hal_internal_vsync.o(i.hal_internal_init_memc) + i.hal_internal_sync_get_fb_setting 0x00018a90 Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + i.hal_internal_sync_input_resolution_change 0x00018aa0 Section 0 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + i.hal_internal_vsync_deinit 0x00018cb4 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + i.hal_internal_vsync_get_rx_state 0x00018cd0 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + i.hal_internal_vsync_get_sync_line 0x00018cdc Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + i.hal_internal_vsync_get_tx_state 0x00018cf4 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + i.hal_internal_vsync_init_rx 0x00018d00 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + i.hal_internal_vsync_init_tx 0x00018dfc Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + i.hal_internal_vsync_set_auto_hw_filter 0x00018eac Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + i.hal_internal_vsync_set_rx_state 0x00018fc8 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + i.hal_internal_vsync_set_sync_line 0x00018fdc Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + i.hal_internal_vsync_set_tear_mode 0x00018ff8 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + i.hal_internal_vsync_set_tx_state 0x00019040 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + i.hal_lcdc_config_ccm 0x00019080 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + hal_lcdc_config_ccm 0x00019081 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + i.hal_lcdc_config_remains 0x000190a4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + hal_lcdc_config_remains 0x000190a5 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + i.hal_lcdc_config_rgb_to_pentile 0x000190ec Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + hal_lcdc_config_rgb_to_pentile 0x000190ed Thumb Code 14 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + i.hal_lcdc_config_upscaler 0x00019100 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + hal_lcdc_config_upscaler 0x00019101 Thumb Code 348 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + i.hal_lcdc_init_cfg 0x00019264 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + hal_lcdc_init_cfg 0x00019265 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + i.hal_lcdc_init_clk 0x000192a4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + hal_lcdc_init_clk 0x000192a5 Thumb Code 376 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + i.hal_lcdc_init_interrupt 0x00019424 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + hal_lcdc_init_interrupt 0x00019425 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + i.hal_pwm_out_config_all 0x00019464 Section 0 hal_pwm.o(i.hal_pwm_out_config_all) + i.hal_pwm_out_init 0x000194cc Section 0 hal_pwm.o(i.hal_pwm_out_init) + i.hal_spi_m_clear_rxfifo 0x000194d8 Section 0 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + i.hal_swire_deinit 0x000194e6 Section 0 hal_swire.o(i.hal_swire_deinit) + i.hal_swire_open 0x000194f8 Section 0 hal_swire.o(i.hal_swire_open) + i.hal_system_enable_systick 0x0001950e Section 0 hal_system.o(i.hal_system_enable_systick) + i.hal_system_init 0x00019518 Section 0 hal_system.o(i.hal_system_init) + i.hal_system_init_console 0x000195a0 Section 0 hal_system.o(i.hal_system_init_console) + i.hal_system_set_phy_calibration 0x000195bc Section 0 hal_system.o(i.hal_system_set_phy_calibration) + i.hal_system_set_pvd 0x000195c4 Section 0 hal_system.o(i.hal_system_set_pvd) + i.hal_system_set_vcc 0x000195cc Section 0 hal_system.o(i.hal_system_set_vcc) + i.hal_timer_deinit 0x000195d4 Section 0 hal_timer.o(i.hal_timer_deinit) + i.hal_timer_init 0x00019602 Section 0 hal_timer.o(i.hal_timer_init) + i.hal_timer_start 0x0001961c Section 0 hal_timer.o(i.hal_timer_start) + i.hal_timer_stop 0x00019664 Section 0 hal_timer.o(i.hal_timer_stop) + i.hal_uart_init 0x0001968c Section 0 hal_uart.o(i.hal_uart_init) + i.hal_uart_transmit_blocking 0x00019718 Section 0 hal_uart.o(i.hal_uart_transmit_blocking) + i.handle_init 0x00019728 Section 0 irq_redirect .o(i.handle_init) + i.init_mipi_tx 0x00019838 Section 0 ap_demo.o(i.init_mipi_tx) + init_mipi_tx 0x00019839 Thumb Code 200 ap_demo.o(i.init_mipi_tx) + i.init_panel 0x0001990c Section 0 ap_demo.o(i.init_panel) + init_panel 0x0001990d Thumb Code 88 ap_demo.o(i.init_panel) + i.main 0x0001996c Section 0 main.o(i.main) + i.open_mipi_rx 0x0001997c Section 0 ap_demo.o(i.open_mipi_rx) + open_mipi_rx 0x0001997d Thumb Code 236 ap_demo.o(i.open_mipi_rx) + i.pps_update_handle 0x00019a88 Section 0 ap_demo.o(i.pps_update_handle) + pps_update_handle 0x00019a89 Thumb Code 98 ap_demo.o(i.pps_update_handle) + i.rx_get_dcs_packet_data 0x00019b18 Section 0 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + rx_get_dcs_packet_data 0x00019b19 Thumb Code 654 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + i.rx_partial_update 0x00019f0c Section 0 hal_internal_vsync.o(i.rx_partial_update) + rx_partial_update 0x00019f0d Thumb Code 340 hal_internal_vsync.o(i.rx_partial_update) + i.rx_receive_packet 0x0001a070 Section 0 hal_internal_vsync.o(i.rx_receive_packet) + rx_receive_packet 0x0001a071 Thumb Code 128 hal_internal_vsync.o(i.rx_receive_packet) + i.rx_receive_pps 0x0001a0fc Section 0 hal_internal_vsync.o(i.rx_receive_pps) + rx_receive_pps 0x0001a0fd Thumb Code 268 hal_internal_vsync.o(i.rx_receive_pps) + i.rxbr_irq0_callback 0x0001a27c Section 0 hal_internal_vsync.o(i.rxbr_irq0_callback) + rxbr_irq0_callback 0x0001a27d Thumb Code 158 hal_internal_vsync.o(i.rxbr_irq0_callback) + i.rxbr_irq1_callback 0x0001a320 Section 0 hal_internal_vsync.o(i.rxbr_irq1_callback) + rxbr_irq1_callback 0x0001a321 Thumb Code 222 hal_internal_vsync.o(i.rxbr_irq1_callback) + i.send_panel_init_code 0x0001a490 Section 0 ap_demo.o(i.send_panel_init_code) + send_panel_init_code 0x0001a491 Thumb Code 58 ap_demo.o(i.send_panel_init_code) + i.soft_gen_te 0x0001a4cc Section 0 hal_internal_vsync.o(i.soft_gen_te) + soft_gen_te 0x0001a4cd Thumb Code 116 hal_internal_vsync.o(i.soft_gen_te) + i.soft_te_timer_cb 0x0001a558 Section 0 ap_demo.o(i.soft_te_timer_cb) + soft_te_timer_cb 0x0001a559 Thumb Code 44 ap_demo.o(i.soft_te_timer_cb) + i.soft_te_timer_init 0x0001a590 Section 0 ap_demo.o(i.soft_te_timer_init) + soft_te_timer_init 0x0001a591 Thumb Code 44 ap_demo.o(i.soft_te_timer_init) + i.soft_timer3_cb 0x0001a5f0 Section 0 ap_demo.o(i.soft_timer3_cb) + soft_timer3_cb 0x0001a5f1 Thumb Code 46 ap_demo.o(i.soft_timer3_cb) + i.sqrt 0x0001a62c Section 0 sqrt.o(i.sqrt) + i.translate_data 0x0001a674 Section 0 ap_demo.o(i.translate_data) + i.tx_display_on 0x0001ad4c Section 0 ap_demo.o(i.tx_display_on) + tx_display_on 0x0001ad4d Thumb Code 22 ap_demo.o(i.tx_display_on) + i.tx_panel_reset 0x0001ad6c Section 0 ap_demo.o(i.tx_panel_reset) + tx_panel_reset 0x0001ad6d Thumb Code 40 ap_demo.o(i.tx_panel_reset) + i.vidc_callback 0x0001ad94 Section 0 hal_internal_vsync.o(i.vidc_callback) + vidc_callback 0x0001ad95 Thumb Code 194 hal_internal_vsync.o(i.vidc_callback) + i.vpre_err_reset 0x0001ae7c Section 0 hal_internal_vsync.o(i.vpre_err_reset) + vpre_err_reset 0x0001ae7d Thumb Code 184 hal_internal_vsync.o(i.vpre_err_reset) + i.vsync_set_te_mode 0x0001af4c Section 0 hal_internal_vsync.o(i.vsync_set_te_mode) + vsync_set_te_mode 0x0001af4d Thumb Code 254 hal_internal_vsync.o(i.vsync_set_te_mode) + .constdata 0x0001b0e8 Section 9396 ap_demo.o(.constdata) + g_cus_rx_dcs_execute_table 0x0001b0e8 Data 108 ap_demo.o(.constdata) + .constdata 0x0001d59c Section 210 hal_gpio.o(.constdata) + s_gpio_map 0x0001d59c Data 120 hal_gpio.o(.constdata) + s_gpio_perf 0x0001d614 Data 90 hal_gpio.o(.constdata) + .constdata 0x0001d66e Section 8158 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f64c Section 1 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f650 Section 8 drv_param_init.o(.constdata) + .constdata 0x0001f658 Section 390 drv_phy_common.o(.constdata) + phy_para_mapping_h 0x0001f658 Data 184 drv_phy_common.o(.constdata) + phy_para_mapping_l 0x0001f710 Data 128 drv_phy_common.o(.constdata) + phy_data_high_map 0x0001f790 Data 48 drv_phy_common.o(.constdata) + phy_data_lp_map 0x0001f7c0 Data 30 drv_phy_common.o(.constdata) + .conststring 0x0001f7e0 Section 72 hal_dsi_rx_ctrl.o(.conststring) + .conststring 0x0001f828 Section 308 hal_internal_vsync.o(.conststring) + .ARM.__AT_0x00070100 0x00070100 Section 192 irq_redirect .o(.ARM.__AT_0x00070100) + .data 0x000701d0 Section 56 ap_demo.o(.data) + g_rx_ctrl_handle 0x000701d0 Data 4 ap_demo.o(.data) + g_tx_ctrl_handle 0x000701d4 Data 4 ap_demo.o(.data) + g_calibration_flag 0x000701d8 Data 1 ap_demo.o(.data) + start_display_on 0x000701d9 Data 1 ap_demo.o(.data) + g_need_enter_sleep_mode 0x000701da Data 1 ap_demo.o(.data) + g_exit_sleep_mode 0x000701db Data 1 ap_demo.o(.data) + panel_display_done 0x000701dc Data 1 ap_demo.o(.data) + g_resolution_change 0x000701dd Data 1 ap_demo.o(.data) + read_bl_data 0x000701e4 Data 2 ap_demo.o(.data) + read_bl_data_bak 0x000701e6 Data 2 ap_demo.o(.data) + value_reg_df 0x000701ec Data 4 ap_demo.o(.data) + value_blue 0x000701f0 Data 1 ap_demo.o(.data) + blue_flag 0x000701f1 Data 1 ap_demo.o(.data) + flag_b1 0x000701f2 Data 1 ap_demo.o(.data) + flag_ca 0x000701f3 Data 1 ap_demo.o(.data) + s20_power_on_flag 0x000701f4 Data 4 ap_demo.o(.data) + b3_read_flag 0x00070204 Data 1 ap_demo.o(.data) + c8_read_flag 0x00070205 Data 1 ap_demo.o(.data) + c9_read_flag 0x00070206 Data 1 ap_demo.o(.data) + read_flag_5a 0x00070207 Data 1 ap_demo.o(.data) + .data 0x00070208 Section 73 app_tp_transfer.o(.data) + s_spim_write 0x0007020d Data 1 app_tp_transfer.o(.data) + s_screen_int_flag 0x0007020e Data 1 app_tp_transfer.o(.data) + s_phone_reset_flag 0x0007020f Data 1 app_tp_transfer.o(.data) + s_screen_int_transfer_status 0x00070210 Data 1 app_tp_transfer.o(.data) + s_screen_const_transfer_count 0x00070212 Data 1 app_tp_transfer.o(.data) + screen_int_transfer_count 0x0007024f Data 1 app_tp_transfer.o(.data) + screen_int_transfer_buffer_ready 0x00070250 Data 1 app_tp_transfer.o(.data) + .data 0x00070254 Section 8 hal_dsi_rx_ctrl.o(.data) + g_hw_auto_filter 0x00070254 Data 1 hal_dsi_rx_ctrl.o(.data) + g_esc_clk 0x00070258 Data 4 hal_dsi_rx_ctrl.o(.data) + .data 0x0007025c Section 1 hal_dsi_tx_ctrl.o(.data) + g_tx_mode 0x0007025c Data 1 hal_dsi_tx_ctrl.o(.data) + .data 0x0007025d Section 1 hal_i2c_master.o(.data) + s_i2c_m_transfer_end 0x0007025d Data 1 hal_i2c_master.o(.data) + .data 0x00070260 Section 28 hal_i2c_slave.o(.data) + s_txbuffer_complate 0x00070260 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_dma_end 0x00070261 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_receive_cnt 0x00070262 Data 1 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer 0x00070264 Data 4 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer_size 0x00070268 Data 4 hal_i2c_slave.o(.data) + hal_i2c_s_callback 0x0007026c Data 4 hal_i2c_slave.o(.data) + s_receive_count 0x00070270 Data 4 hal_i2c_slave.o(.data) + s_tx_buffer_t 0x00070274 Data 4 hal_i2c_slave.o(.data) + tx_sum 0x00070278 Data 4 hal_i2c_slave.o(.data) + .data 0x0007027c Section 230 app_tp_for_custom_s8.o(.data) + app_tp_count 0x00070286 Data 1 app_tp_for_custom_s8.o(.data) + phone_85_flag 0x00070287 Data 1 app_tp_for_custom_s8.o(.data) + phone_F6_flag 0x00070288 Data 1 app_tp_for_custom_s8.o(.data) + phone_E4_flag 0x00070289 Data 1 app_tp_for_custom_s8.o(.data) + phone_72_flag 0x0007028a Data 1 app_tp_for_custom_s8.o(.data) + phone_75_flag 0x0007028b Data 1 app_tp_for_custom_s8.o(.data) + phone_92_flag 0x0007028c Data 1 app_tp_for_custom_s8.o(.data) + phone_74_flag 0x0007028d Data 1 app_tp_for_custom_s8.o(.data) + u16CoordY 0x00070292 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX 0x00070294 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordY_back 0x00070296 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX_back 0x00070298 Data 2 app_tp_for_custom_s8.o(.data) + .data 0x00070362 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070363 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070364 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070365 Section 3 app_tp_for_custom_s8.o(.data) + .data 0x00070368 Section 5 app_tp_for_custom_s8.o(.data) + .data 0x00070370 Section 48 app_tp_for_custom_s8.o(.data) + .data 0x000703a0 Section 18 norflash.o(.data) + tmprg 0x000703a8 Data 4 norflash.o(.data) + .data 0x000703b4 Section 12 drv_common.o(.data) + s_my_tick 0x000703b4 Data 4 drv_common.o(.data) + .data 0x000703c0 Section 4 drv_gpio.o(.data) + g_ap_reset_cb 0x000703c0 Data 4 drv_gpio.o(.data) + .data 0x000703c4 Section 8 drv_i2c_dma.o(.data) + i2c0_dma_callback 0x000703c4 Data 4 drv_i2c_dma.o(.data) + i2c1_dma_callback 0x000703c8 Data 4 drv_i2c_dma.o(.data) + .data 0x000703cc Section 4 drv_i2c_master.o(.data) + i2c1_intr_callback 0x000703cc Data 4 drv_i2c_master.o(.data) + .data 0x000703d0 Section 8 drv_i2c_slave.o(.data) + i2c0_intr_callback 0x000703d0 Data 4 drv_i2c_slave.o(.data) + .data 0x000703d8 Section 1188 drv_param_init.o(.data) + .data 0x0007087c Section 12 drv_pwm.o(.data) + s_pwm_type 0x0007087c Data 1 drv_pwm.o(.data) + s_pwm_cb 0x00070880 Data 8 drv_pwm.o(.data) + .data 0x00070888 Section 4 drv_spi_master.o(.data) + SPIM_intr_callback 0x00070888 Data 4 drv_spi_master.o(.data) + .data 0x0007088c Section 8 drv_swire.o(.data) + s_swire_cb 0x0007088c Data 8 drv_swire.o(.data) + .data 0x00070894 Section 1 drv_sys_cfg.o(.data) + sg_ap_rstn_trigger_type 0x00070894 Data 1 drv_sys_cfg.o(.data) + .data 0x00070898 Section 80 drv_timer.o(.data) + sg_timer_info 0x00070898 Data 80 drv_timer.o(.data) + .data 0x000708e8 Section 4 hal_internal_vsync.o(.data) + sg_cur_te_info 0x000708e8 Data 4 hal_internal_vsync.o(.data) + .data 0x000708ec Section 8 drv_rxbr.o(.data) + .data 0x000708f4 Section 4 drv_vidc.o(.data) + .data 0x000708f8 Section 1 drv_phy_common.o(.data) + g_phy_calibration 0x000708f8 Data 1 drv_phy_common.o(.data) + .data 0x000708fc Section 12 drv_chip_info.o(.data) + sg_chip_info 0x000708fc Data 4 drv_chip_info.o(.data) + sg_chip_function 0x00070900 Data 4 drv_chip_info.o(.data) + sg_chip_encrypt 0x00070904 Data 4 drv_chip_info.o(.data) + .data 0x00070908 Section 8 drv_uart.o(.data) + s_UartFcrReg 0x00070908 Data 4 drv_uart.o(.data) + uart_userData 0x0007090c Data 4 drv_uart.o(.data) + .data 0x00070910 Section 12 drv_wdg.o(.data) + sg_wdg_repeat 0x00070910 Data 1 drv_wdg.o(.data) + sg_wdg_cb 0x00070914 Data 8 drv_wdg.o(.data) + .data 0x0007091c Section 4 stdout.o(.data) + .data 0x00070920 Section 4 errno.o(.data) + _errno 0x00070920 Data 4 errno.o(.data) + .bss 0x00070924 Section 400 app_tp_transfer.o(.bss) + s_screen_read_buffer 0x00070924 Data 200 app_tp_transfer.o(.bss) + s_phone_read_buffer 0x000709ec Data 200 app_tp_transfer.o(.bss) + .bss 0x00070ab4 Section 192 hal_dsi_rx_ctrl.o(.bss) + g_rx_ctrl_handle 0x00070ab4 Data 192 hal_dsi_rx_ctrl.o(.bss) + .bss 0x00070b74 Section 72 hal_dsi_tx_ctrl.o(.bss) + g_tx_ctrl_handle 0x00070b74 Data 72 hal_dsi_tx_ctrl.o(.bss) + .bss 0x00070bbc Section 256 tau_log.o(.bss) + .bss 0x00070cbc Section 208 hal_uart.o(.bss) + .bss 0x00070d8c Section 28 drv_dma.o(.bss) + s_dma_handle 0x00070d8c Data 28 drv_dma.o(.bss) + .bss 0x00070da8 Section 64 drv_gpio.o(.bss) + s_gpio_cb 0x00070da8 Data 64 drv_gpio.o(.bss) + .bss 0x00070de8 Section 320 drv_i2c_dma.o(.bss) + i2c0_dma_slave_handle 0x00070de8 Data 160 drv_i2c_dma.o(.bss) + i2c1_dma_master_handle 0x00070e88 Data 160 drv_i2c_dma.o(.bss) + .bss 0x00070f28 Section 2392 hal_internal_vsync.o(.bss) + g_imm_buffer 0x00071760 Data 255 hal_internal_vsync.o(.bss) + sg_te_info 0x00071860 Data 12 hal_internal_vsync.o(.bss) + g_imm_packet 0x0007186c Data 20 hal_internal_vsync.o(.bss) + .bss 0x00071880 Section 4144 dcs_packet_fifo.o(.bss) + .bss 0x000728b0 Section 32 hal_spi_slave.o(.bss) + STACK 0x000728d0 Section 4096 startup_armcm0.o(STACK) + + Global Symbols + + Symbol Name Value Ov Type Size Object(Section) + + BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEJ$EBA8$MICROLIB$REQ8$PRES8$EABIv2 0x00000000 Number 0 anon$$obj.o ABSOLUTE + __ARM_use_no_argv 0x00000000 Number 0 main.o ABSOLUTE + _printf_a 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_c 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_charcount 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_d 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_e 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_f 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_flags 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_g 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_i 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_int_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_l 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ll 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lld 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lli 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llo 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llu 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llx 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_oct 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ls 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_mbtowc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_n 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_o 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_p 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_percent 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_pre_padding 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_return_value 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_s 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_sizespec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_str 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_signed 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_unsigned 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_u 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wctomb 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_widthprec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_x 0x00000000 Number 0 stubs.o ABSOLUTE + __cpp_initialize__aeabi_ - Undefined Weak Reference + __cxa_finalize - Undefined Weak Reference + _clock_init - Undefined Weak Reference + _microlib_exit - Undefined Weak Reference + __Vectors_Size 0x000000c0 Number 0 startup_armcm0.o ABSOLUTE + __Vectors 0x00010000 Data 4 startup_armcm0.o(RESET) + __Vectors_End 0x000100c0 Data 0 startup_armcm0.o(RESET) + __main 0x000100c1 Thumb Code 0 entry.o(.ARM.Collect$$$$00000000) + _main_stk 0x000100c1 Thumb Code 0 entry2.o(.ARM.Collect$$$$00000001) + _main_scatterload 0x000100c5 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + __main_after_scatterload 0x000100c9 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + _main_clock 0x000100c9 Thumb Code 0 entry7b.o(.ARM.Collect$$$$00000008) + _main_cpp_init 0x000100c9 Thumb Code 0 entry8b.o(.ARM.Collect$$$$0000000A) + _main_init 0x000100c9 Thumb Code 0 entry9a.o(.ARM.Collect$$$$0000000B) + __rt_final_cpp 0x000100d1 Thumb Code 0 entry10a.o(.ARM.Collect$$$$0000000D) + __rt_final_exit 0x000100d1 Thumb Code 0 entry11a.o(.ARM.Collect$$$$0000000F) + Reset_Handler 0x000100d5 Thumb Code 28 startup_armcm0.o(.text) + NMI_Handler 0x000100f1 Thumb Code 2 startup_armcm0.o(.text) + SVC_Handler 0x000100f5 Thumb Code 2 startup_armcm0.o(.text) + PendSV_Handler 0x000100f7 Thumb Code 2 startup_armcm0.o(.text) + OTP_IRQn_Handler 0x00010123 Thumb Code 2 startup_armcm0.o(.text) + PVD_IRQn_Handler 0x00010127 Thumb Code 2 startup_armcm0.o(.text) + __aeabi_uidiv 0x0001014d Thumb Code 0 uidiv.o(.text) + __aeabi_uidivmod 0x0001014d Thumb Code 44 uidiv.o(.text) + __aeabi_idiv 0x00010179 Thumb Code 0 idiv.o(.text) + __aeabi_idivmod 0x00010179 Thumb Code 40 idiv.o(.text) + __aeabi_memcpy 0x000101a1 Thumb Code 36 memcpya.o(.text) + __aeabi_memcpy4 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memcpy8 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memset 0x000101c5 Thumb Code 14 memseta.o(.text) + __aeabi_memset4 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memset8 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memclr 0x000101d3 Thumb Code 4 memseta.o(.text) + __aeabi_memclr4 0x000101d3 Thumb Code 0 memseta.o(.text) + __aeabi_memclr8 0x000101d3 Thumb Code 0 memseta.o(.text) + _memset$wrapper 0x000101d7 Thumb Code 18 memseta.o(.text) + __aeabi_fadd 0x000101e9 Thumb Code 162 fadd.o(.text) + __aeabi_fsub 0x0001028b Thumb Code 8 fadd.o(.text) + __aeabi_frsub 0x00010293 Thumb Code 8 fadd.o(.text) + __aeabi_fmul 0x0001029b Thumb Code 122 fmul.o(.text) + __aeabi_fdiv 0x00010315 Thumb Code 124 fdiv.o(.text) + __ARM_scalbnf 0x00010391 Thumb Code 24 fscalb.o(.text) + scalbnf 0x00010391 Thumb Code 0 fscalb.o(.text) + __aeabi_dadd 0x000103a9 Thumb Code 328 dadd.o(.text) + __aeabi_dsub 0x000104f1 Thumb Code 12 dadd.o(.text) + __aeabi_drsub 0x000104fd Thumb Code 12 dadd.o(.text) + __aeabi_dmul 0x0001050d Thumb Code 202 dmul.o(.text) + __aeabi_ddiv 0x000105dd Thumb Code 234 ddiv.o(.text) + __aeabi_i2f 0x000106cd Thumb Code 22 fflti.o(.text) + __aeabi_ui2f 0x000106e3 Thumb Code 14 ffltui.o(.text) + __aeabi_ui2d 0x000106f1 Thumb Code 24 dfltui.o(.text) + __aeabi_f2iz 0x0001070d Thumb Code 50 ffixi.o(.text) + __aeabi_f2uiz 0x0001073f Thumb Code 40 ffixui.o(.text) + __aeabi_d2iz 0x00010769 Thumb Code 62 dfixi.o(.text) + __aeabi_d2uiz 0x000107b1 Thumb Code 50 dfixui.o(.text) + __aeabi_f2d 0x000107ed Thumb Code 40 f2d.o(.text) + __aeabi_cdcmpeq 0x00010815 Thumb Code 0 cdcmple.o(.text) + __aeabi_cdcmple 0x00010815 Thumb Code 38 cdcmple.o(.text) + __aeabi_cfrcmple 0x0001083d Thumb Code 20 cfrcmple.o(.text) + __aeabi_uldivmod 0x00010851 Thumb Code 96 uldiv.o(.text) + __aeabi_llsl 0x000108b1 Thumb Code 32 llshl.o(.text) + _ll_shift_l 0x000108b1 Thumb Code 0 llshl.o(.text) + __aeabi_llsr 0x000108d1 Thumb Code 34 llushr.o(.text) + _ll_ushift_r 0x000108d1 Thumb Code 0 llushr.o(.text) + __aeabi_lasr 0x000108f3 Thumb Code 38 llsshr.o(.text) + _ll_sshift_r 0x000108f3 Thumb Code 0 llsshr.o(.text) + __I$use$fp 0x00010919 Thumb Code 0 iusefp.o(.text) + _float_round 0x00010919 Thumb Code 16 fepilogue.o(.text) + _float_epilogue 0x00010929 Thumb Code 114 fepilogue.o(.text) + _double_round 0x0001099b Thumb Code 26 depilogue.o(.text) + _double_epilogue 0x000109b5 Thumb Code 164 depilogue.o(.text) + _dsqrt 0x00010a59 Thumb Code 162 dsqrt.o(.text) + __aeabi_d2ulz 0x00010afd Thumb Code 54 dfixul.o(.text) + __aeabi_cdrcmple 0x00010b3d Thumb Code 38 cdrcmple.o(.text) + __scatterload 0x00010b65 Thumb Code 28 init.o(.text) + __scatterload_rt2 0x00010b65 Thumb Code 0 init.o(.text) + __decompress 0x00010b89 Thumb Code 0 __dczerorl2.o(.text) + __decompress1 0x00010b89 Thumb Code 86 __dczerorl2.o(.text) + ADC_IRQn_Handler 0x00010be1 Thumb Code 18 irq_redirect .o(i.ADC_IRQn_Handler) + AP_NRESET_IRQn_Handler 0x00010bf9 Thumb Code 18 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + DMA_IRQn_Handler 0x00010c11 Thumb Code 14 irq_redirect .o(i.DMA_IRQn_Handler) + EXTI_INT0_IRQn_Handler 0x00010c25 Thumb Code 22 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + EXTI_INT1_IRQn_Handler 0x00010c41 Thumb Code 22 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + EXTI_INT2_IRQn_Handler 0x00010c5d Thumb Code 22 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + EXTI_INT3_IRQn_Handler 0x00010c79 Thumb Code 22 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + EXTI_INT4_IRQn_Handler 0x00010c95 Thumb Code 22 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + EXTI_INT5_IRQn_Handler 0x00010cb1 Thumb Code 22 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + EXTI_INT6_IRQn_Handler 0x00010ccd Thumb Code 22 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + EXTI_INT7_IRQn_Handler 0x00010ce9 Thumb Code 22 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + FLSCTRL_IRQn_Handler 0x00010d05 Thumb Code 14 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + Gpio_swire_output 0x00010d19 Thumb Code 80 ap_demo.o(i.Gpio_swire_output) + HardFault_Handler 0x00010d69 Thumb Code 14 irq_redirect .o(i.HardFault_Handler) + I2C0_IRQn_Handler 0x00010d7d Thumb Code 18 irq_redirect .o(i.I2C0_IRQn_Handler) + I2C1_IRQn_Handler 0x00010d95 Thumb Code 18 irq_redirect .o(i.I2C1_IRQn_Handler) + LCDC_IRQn_Handler 0x00010dad Thumb Code 18 irq_redirect .o(i.LCDC_IRQn_Handler) + LOG_printf 0x00010dc5 Thumb Code 30 tau_log.o(i.LOG_printf) + MEMC_IRQn_Handler 0x00010ded Thumb Code 18 irq_redirect .o(i.MEMC_IRQn_Handler) + MIPI_RX_IRQn_Handler 0x00010e05 Thumb Code 18 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + MIPI_TX_IRQn_Handler 0x00010e1d Thumb Code 18 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + PWMDET_IRQn_Handler 0x00010e35 Thumb Code 22 irq_redirect .o(i.PWMDET_IRQn_Handler) + PWM_Task 0x00010e51 Thumb Code 60 ap_demo.o(i.PWM_Task) + S20_Start_init 0x00010eb1 Thumb Code 268 app_tp_transfer.o(i.S20_Start_init) + SPIM_IRQn_Handler 0x00010fe1 Thumb Code 22 irq_redirect .o(i.SPIM_IRQn_Handler) + UART_DisableDma 0x00010ffd Thumb Code 2 drv_uart.o(i.UART_DisableDma) + __scatterload_null 0x00010fff Thumb Code 2 handlers.o(i.__scatterload_null) + s_RAM_CK 0x00011000 Data 20 drv_common.o(.ARM.__at_0x11000) + SPIS_IRQn_Handler 0x00011015 Thumb Code 22 irq_redirect .o(i.SPIS_IRQn_Handler) + SWIRE_IRQn_Handler 0x00011031 Thumb Code 22 irq_redirect .o(i.SWIRE_IRQn_Handler) + SysTick_Handler 0x0001104d Thumb Code 18 irq_redirect .o(i.SysTick_Handler) + TIMER0_IRQn_Handler 0x00011065 Thumb Code 18 irq_redirect .o(i.TIMER0_IRQn_Handler) + TIMER1_IRQn_Handler 0x0001107d Thumb Code 18 irq_redirect .o(i.TIMER1_IRQn_Handler) + TIMER2_IRQn_Handler 0x00011095 Thumb Code 18 irq_redirect .o(i.TIMER2_IRQn_Handler) + TIMER3_IRQn_Handler 0x000110ad Thumb Code 18 irq_redirect .o(i.TIMER3_IRQn_Handler) + UART0_IRQ_Handle 0x000110c5 Thumb Code 20 drv_uart.o(i.UART0_IRQ_Handle) + UART_GetInstance 0x000110e1 Thumb Code 4 drv_uart.o(i.UART_GetInstance) + UART_IRQn_Handler 0x000110e5 Thumb Code 18 irq_redirect .o(i.UART_IRQn_Handler) + UART_ResetRxFIFO 0x000110fd Thumb Code 32 drv_uart.o(i.UART_ResetRxFIFO) + UART_SetBaudRate 0x00011121 Thumb Code 72 drv_uart.o(i.UART_SetBaudRate) + UART_SwitchSCLK 0x00011169 Thumb Code 26 drv_uart.o(i.UART_SwitchSCLK) + UART_TransferHandleIRQ 0x00011183 Thumb Code 308 drv_uart.o(i.UART_TransferHandleIRQ) + UART_WriteBlocking 0x000112b7 Thumb Code 26 drv_uart.o(i.UART_WriteBlocking) + UART_init 0x000112d1 Thumb Code 182 drv_uart.o(i.UART_init) + VIDC_IRQn_Handler 0x0001138d Thumb Code 18 irq_redirect .o(i.VIDC_IRQn_Handler) + VPRE_IRQn_Handler 0x000113a5 Thumb Code 18 irq_redirect .o(i.VPRE_IRQn_Handler) + WDG_IRQn_Handler 0x000113bd Thumb Code 18 irq_redirect .o(i.WDG_IRQn_Handler) + __0printf 0x000113d5 Thumb Code 24 printfa.o(i.__0printf) + __1printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + __2printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + __c89printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + printf 0x000113d5 Thumb Code 0 printfa.o(i.__0printf) + __0vsprintf 0x000113f5 Thumb Code 30 printfa.o(i.__0vsprintf) + __1vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + __2vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + __c89vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + vsprintf 0x000113f5 Thumb Code 0 printfa.o(i.__0vsprintf) + __ARM_clz 0x00011419 Thumb Code 46 depilogue.o(i.__ARM_clz) + __ARM_common_switch8 0x00011447 Thumb Code 26 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + __scatterload_copy 0x00011525 Thumb Code 14 handlers.o(i.__scatterload_copy) + __scatterload_zeroinit 0x00011533 Thumb Code 14 handlers.o(i.__scatterload_zeroinit) + __set_errno 0x00011541 Thumb Code 6 errno.o(i.__set_errno) + ap_demo 0x0001267d Thumb Code 354 ap_demo.o(i.ap_demo) + ap_tp_calibration 0x00012c41 Thumb Code 172 app_tp_transfer.o(i.ap_tp_calibration) + app_ADC_IRQn_Handler 0x00012d09 Thumb Code 22 drv_rxbr.o(i.app_ADC_IRQn_Handler) + app_AP_NRESET_IRQn_Handler 0x00012d25 Thumb Code 32 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + app_EXTI_INT0_IRQn_Handler 0x00012d49 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + app_EXTI_INT1_IRQn_Handler 0x00012d65 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + app_EXTI_INT2_IRQn_Handler 0x00012d81 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + app_EXTI_INT3_IRQn_Handler 0x00012d9d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + app_EXTI_INT4_IRQn_Handler 0x00012db9 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + app_EXTI_INT5_IRQn_Handler 0x00012dd5 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + app_EXTI_INT6_IRQn_Handler 0x00012df1 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + app_EXTI_INT7_IRQn_Handler 0x00012e0d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + app_HardFault_Handler 0x00012e29 Thumb Code 12 drv_common.o(i.app_HardFault_Handler) + app_I2C0_IRQn_Handler 0x00012e71 Thumb Code 8 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + app_I2C1_IRQn_Handler 0x00012e81 Thumb Code 8 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + app_LCDC_IRQn_Handler 0x00012e91 Thumb Code 98 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + app_MEMC_IRQn_Handler 0x00012f71 Thumb Code 132 drv_memc.o(i.app_MEMC_IRQn_Handler) + app_MIPI_RX_IRQn_Handler 0x00012ff9 Thumb Code 232 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + app_MIPI_TX_IRQn_Handler 0x00013291 Thumb Code 56 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + app_PWMDET_IRQn_Handler 0x00013331 Thumb Code 62 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + app_SPIM_IRQn_Handler 0x00013379 Thumb Code 34 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + app_SPIS_IRQn_Handler 0x000133a9 Thumb Code 500 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + app_SWIRE_IRQn_Handler 0x000135a9 Thumb Code 28 drv_swire.o(i.app_SWIRE_IRQn_Handler) + app_SysTick_Handler 0x000135c9 Thumb Code 20 drv_common.o(i.app_SysTick_Handler) + app_TIMER0_IRQn_Handler 0x000135e1 Thumb Code 10 drv_timer.o(i.app_TIMER0_IRQn_Handler) + app_TIMER1_IRQn_Handler 0x000135eb Thumb Code 10 drv_timer.o(i.app_TIMER1_IRQn_Handler) + app_TIMER2_IRQn_Handler 0x000135f5 Thumb Code 10 drv_timer.o(i.app_TIMER2_IRQn_Handler) + app_TIMER3_IRQn_Handler 0x000135ff Thumb Code 10 drv_timer.o(i.app_TIMER3_IRQn_Handler) + app_UART_IRQn_Handler 0x00013609 Thumb Code 8 drv_uart.o(i.app_UART_IRQn_Handler) + app_VIDC_IRQn_Handler 0x00013611 Thumb Code 22 drv_vidc.o(i.app_VIDC_IRQn_Handler) + app_VPRE_IRQn_Handler 0x0001362d Thumb Code 22 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + app_WDG_IRQn_Handler 0x00013649 Thumb Code 52 drv_wdg.o(i.app_WDG_IRQn_Handler) + app_dma_irq_handler 0x00013681 Thumb Code 10 drv_dma.o(i.app_dma_irq_handler) + app_fls_ctrl_Handler 0x00013691 Thumb Code 38 norflash.o(i.app_fls_ctrl_Handler) + app_tp_I2C_init 0x000136c1 Thumb Code 26 app_tp_transfer.o(i.app_tp_I2C_init) + app_tp_calibration_exec 0x000136e5 Thumb Code 44 ap_demo.o(i.app_tp_calibration_exec) + app_tp_init 0x0001375d Thumb Code 66 app_tp_transfer.o(i.app_tp_init) + app_tp_m_transfer_complate 0x000137e1 Thumb Code 8 app_tp_transfer.o(i.app_tp_m_transfer_complate) + app_tp_phone_analysis_data 0x000137f9 Thumb Code 820 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + app_tp_phone_clear_reset_on 0x00013b61 Thumb Code 8 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + app_tp_s_read 0x00013b6d Thumb Code 16 app_tp_transfer.o(i.app_tp_s_read) + app_tp_s_write 0x00013b7d Thumb Code 16 app_tp_transfer.o(i.app_tp_s_write) + app_tp_screen_analysis_int 0x00013b8d Thumb Code 710 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + app_tp_screen_init 0x00013e5d Thumb Code 46 app_tp_transfer.o(i.app_tp_screen_init) + app_tp_transfer_screen_int 0x00013f5d Thumb Code 324 app_tp_transfer.o(i.app_tp_transfer_screen_int) + app_tp_transfer_screen_start 0x000140c5 Thumb Code 24 app_tp_transfer.o(i.app_tp_transfer_screen_start) + board_Init 0x000140e9 Thumb Code 30 board.o(i.board_Init) + ceil 0x00014519 Thumb Code 180 ceil.o(i.ceil) + dcs_packet_fifo_alloc 0x0001469d Thumb Code 80 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + dcs_packet_fifo_init 0x000146f5 Thumb Code 18 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + dcs_packet_free_fifo_header 0x0001470d Thumb Code 60 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + dcs_packet_get_fifo_header 0x00014751 Thumb Code 26 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + delayMs 0x00014791 Thumb Code 24 tau_delay.o(i.delayMs) + delayUs 0x000147a9 Thumb Code 34 tau_delay.o(i.delayUs) + drv_ap_rst_trig_edge_detect 0x000147cd Thumb Code 46 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + drv_chip_info_get_info 0x00014805 Thumb Code 6 drv_chip_info.o(i.drv_chip_info_get_info) + drv_chip_info_init 0x00014811 Thumb Code 56 drv_chip_info.o(i.drv_chip_info_init) + drv_chip_rx_info_check 0x00014851 Thumb Code 122 drv_chip_info.o(i.drv_chip_rx_info_check) + drv_chip_rx_init_done 0x00014919 Thumb Code 16 drv_chip_info.o(i.drv_chip_rx_init_done) + drv_common_enable_systick 0x0001492d Thumb Code 70 drv_common.o(i.drv_common_enable_systick) + drv_common_system_init 0x00014985 Thumb Code 8 drv_common.o(i.drv_common_system_init) + drv_crgu_config_reset_modules 0x0001498d Thumb Code 10 drv_crgu.o(i.drv_crgu_config_reset_modules) + drv_crgu_set_ahb_pre_div 0x0001499d Thumb Code 14 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + drv_crgu_set_ahb_src 0x000149b1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_ahb_src) + drv_crgu_set_clock 0x000149c5 Thumb Code 26 drv_crgu.o(i.drv_crgu_set_clock) + drv_crgu_set_dpi_mux_src 0x000149e5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + drv_crgu_set_dpi_pre_div 0x000149f9 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + drv_crgu_set_dpi_pre_src 0x00014a11 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + drv_crgu_set_dsc_core_div 0x00014a25 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + drv_crgu_set_dsco_src 0x00014a39 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src) + drv_crgu_set_dsco_src_div 0x00014a4d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + drv_crgu_set_fb_div 0x00014a61 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_div) + drv_crgu_set_fb_src 0x00014a75 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_src) + drv_crgu_set_lcdc_div 0x00014a89 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_div) + drv_crgu_set_lcdc_src 0x00014a9d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_src) + drv_crgu_set_mipi_cfg_src 0x00014ab1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + drv_crgu_set_mipi_ref_src 0x00014ac5 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + drv_crgu_set_reset 0x00014add Thumb Code 20 drv_crgu.o(i.drv_crgu_set_reset) + drv_crgu_set_rxbr_div 0x00014af5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_div) + drv_crgu_set_rxbr_src 0x00014b09 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_src) + drv_crgu_set_vidc_src 0x00014b1d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_vidc_src) + drv_dma_clear_flag 0x00014b31 Thumb Code 24 drv_dma.o(i.drv_dma_clear_flag) + drv_dma_create_handle 0x00014b49 Thumb Code 22 drv_dma.o(i.drv_dma_create_handle) + drv_dma_disenable_channel 0x00014b65 Thumb Code 16 drv_dma.o(i.drv_dma_disenable_channel) + drv_dma_enable_channel 0x00014b75 Thumb Code 16 drv_dma.o(i.drv_dma_enable_channel) + drv_dma_enable_channel_interrupts 0x00014b85 Thumb Code 32 drv_dma.o(i.drv_dma_enable_channel_interrupts) + drv_dma_get_channel_flag 0x00014ba9 Thumb Code 12 drv_dma.o(i.drv_dma_get_channel_flag) + drv_dma_irq_handler 0x00014bb5 Thumb Code 138 drv_dma.o(i.drv_dma_irq_handler) + drv_dma_prepar_transfer 0x00014c45 Thumb Code 18 drv_dma.o(i.drv_dma_prepar_transfer) + drv_dma_set_burst 0x00014c57 Thumb Code 26 drv_dma.o(i.drv_dma_set_burst) + drv_dma_set_callback 0x00014c71 Thumb Code 6 drv_dma.o(i.drv_dma_set_callback) + drv_dma_set_transfer 0x00014c79 Thumb Code 62 drv_dma.o(i.drv_dma_set_transfer) + drv_dsc_dec_convert_pps_rc_parameter 0x00014cbd Thumb Code 54 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + drv_dsc_dec_disable 0x00014cf3 Thumb Code 12 drv_dsc_dec.o(i.drv_dsc_dec_disable) + drv_dsc_dec_enable 0x00014d01 Thumb Code 88 drv_dsc_dec.o(i.drv_dsc_dec_enable) + drv_dsc_dec_get_nslc 0x00014d75 Thumb Code 10 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + drv_dsc_dec_set_u8_pps 0x00014d7f Thumb Code 40 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + drv_dsi_rx_calc_ipi_tx_delay 0x00014da9 Thumb Code 244 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + drv_dsi_rx_enable_irq 0x00014ead Thumb Code 58 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + drv_dsi_rx_get_compression_en 0x00014f59 Thumb Code 8 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + drv_dsi_rx_get_max_ret_size 0x00014f61 Thumb Code 6 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + drv_dsi_rx_power_up 0x00014f67 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + drv_dsi_rx_set_ctrl_cfg 0x00014f75 Thumb Code 32 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + drv_dsi_rx_set_ddi_cfg 0x00014f95 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + drv_dsi_rx_set_inten 0x00014fa5 Thumb Code 4 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + drv_dsi_rx_set_ipi_cfg 0x00014fa9 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + drv_dsi_rx_set_lane_swap 0x00014fb9 Thumb Code 70 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + drv_dsi_rx_set_resp_cnt 0x00014fff Thumb Code 38 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + drv_dsi_rx_set_up_phy 0x00015025 Thumb Code 258 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + drv_dsi_rx_shut_down 0x00015131 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + drv_dsi_tx_command_header 0x0001513f Thumb Code 20 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + drv_dsi_tx_command_mode_cfg 0x00015153 Thumb Code 108 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + drv_dsi_tx_command_put_payload 0x000151bf Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + drv_dsi_tx_config_eotp 0x000151c3 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + drv_dsi_tx_config_int 0x000151db Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + drv_dsi_tx_dpi_lpcmd_time 0x000151e3 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + drv_dsi_tx_dpi_mode 0x000151eb Thumb Code 10 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + drv_dsi_tx_dpi_polarity 0x000151f5 Thumb Code 36 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + drv_dsi_tx_edpi_cmd_size 0x00015219 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + drv_dsi_tx_get_cmd_status 0x0001521d Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + drv_dsi_tx_mode 0x00015221 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_mode) + drv_dsi_tx_phy_clock_lane_auto_lp 0x00015225 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + drv_dsi_tx_phy_clock_lane_req_hs 0x0001523d Thumb Code 26 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + drv_dsi_tx_phy_lane_mode 0x00015257 Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + drv_dsi_tx_phy_status_ready 0x00015263 Thumb Code 100 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + drv_dsi_tx_phy_status_stopstate 0x000152c7 Thumb Code 62 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + drv_dsi_tx_phy_test_setup 0x00015305 Thumb Code 268 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + drv_dsi_tx_phy_time_cfg 0x00015411 Thumb Code 30 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + drv_dsi_tx_powerup 0x0001542f Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + drv_dsi_tx_response_mode 0x00015437 Thumb Code 28 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + drv_dsi_tx_set_bta_ack 0x00015453 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + drv_dsi_tx_set_esc_div 0x0001546b Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + drv_dsi_tx_set_int 0x00015479 Thumb Code 46 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + drv_dsi_tx_set_time_out_div 0x000154ad Thumb Code 16 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + drv_dsi_tx_set_video_chunk 0x000154bd Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + drv_dsi_tx_set_video_timing 0x000154c5 Thumb Code 34 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + drv_dsi_tx_shutdown 0x000154e7 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + drv_dsi_tx_timeout_cfg 0x000154ef Thumb Code 38 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + drv_dsi_tx_video_mode_cfg 0x00015515 Thumb Code 170 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + drv_dsi_tx_video_mode_disable_hact_cmd 0x000155bf Thumb Code 22 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + drv_dsi_tx_video_mode_set_lp_cmd 0x000155d5 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + drv_efuse_enter_inactive 0x000155ed Thumb Code 32 drv_efuse.o(i.drv_efuse_enter_inactive) + drv_efuse_int_enable 0x0001560d Thumb Code 12 drv_efuse.o(i.drv_efuse_int_enable) + drv_efuse_read 0x00015619 Thumb Code 50 drv_efuse.o(i.drv_efuse_read) + drv_efuse_read_req 0x0001564b Thumb Code 24 drv_efuse.o(i.drv_efuse_read_req) + drv_gpio_get_input_data 0x00015665 Thumb Code 20 drv_gpio.o(i.drv_gpio_get_input_data) + drv_gpio_register_ap_reset_callback 0x0001567d Thumb Code 6 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + drv_gpio_register_callback 0x00015689 Thumb Code 14 drv_gpio.o(i.drv_gpio_register_callback) + drv_gpio_set_int 0x0001569d Thumb Code 62 drv_gpio.o(i.drv_gpio_set_int) + drv_gpio_set_ioe 0x000156e1 Thumb Code 26 drv_gpio.o(i.drv_gpio_set_ioe) + drv_gpio_set_mode0 0x00015701 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode0) + drv_gpio_set_mode1 0x00015711 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode1) + drv_gpio_set_mode2 0x00015721 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode2) + drv_gpio_set_mode3 0x00015731 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode3) + drv_gpio_set_pull_state 0x00015761 Thumb Code 298 drv_gpio.o(i.drv_gpio_set_pull_state) + drv_i2c_dma_init 0x000158c5 Thumb Code 146 drv_i2c_dma.o(i.drv_i2c_dma_init) + drv_i2c_enable_rx_dma 0x00015971 Thumb Code 26 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + drv_i2c_enable_tx_dma 0x0001598b Thumb Code 24 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + drv_i2c_m_clear_it_pending_bit 0x000159a5 Thumb Code 86 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + drv_i2c_m_enable 0x00015a05 Thumb Code 10 drv_i2c_master.o(i.drv_i2c_m_enable) + drv_i2c_m_enable_intr 0x00015a15 Thumb Code 42 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + drv_i2c_m_set_callback 0x00015a4d Thumb Code 6 drv_i2c_master.o(i.drv_i2c_m_set_callback) + drv_i2c_master_init 0x00015a59 Thumb Code 118 drv_i2c_master.o(i.drv_i2c_master_init) + drv_i2c_master_read_dma 0x00015ae5 Thumb Code 82 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + drv_i2c_master_write_dma 0x00015b41 Thumb Code 50 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + drv_i2c_s_clear_it_pending_bit 0x00015bad Thumb Code 84 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + drv_i2c_s_enable_intr 0x00015c09 Thumb Code 40 drv_i2c_slave.o(i.drv_i2c_s_enable_intr) + drv_i2c_s_get_fifo_status 0x00015c3d Thumb Code 22 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + drv_i2c_s_set_callback 0x00015c59 Thumb Code 6 drv_i2c_slave.o(i.drv_i2c_s_set_callback) + drv_i2c_s_write_data 0x00015c65 Thumb Code 26 drv_i2c_slave.o(i.drv_i2c_s_write_data) + drv_i2c_set_dma_irq_callback 0x00015c85 Thumb Code 68 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + drv_i2c_slave_init 0x00015cdd Thumb Code 60 drv_i2c_slave.o(i.drv_i2c_slave_init) + drv_i2c_slave_write_dma 0x00015d21 Thumb Code 18 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + drv_lcdc_config_bypass 0x00015d3d Thumb Code 24 drv_lcdc.o(i.drv_lcdc_config_bypass) + drv_lcdc_config_ccm 0x00015d55 Thumb Code 48 drv_lcdc.o(i.drv_lcdc_config_ccm) + drv_lcdc_config_disp_mode 0x00015d85 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + drv_lcdc_config_dpi_polarity 0x00015d9b Thumb Code 36 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + drv_lcdc_config_dpi_timing 0x00015dbf Thumb Code 38 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + drv_lcdc_config_edpi_mode 0x00015de5 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + drv_lcdc_config_endianness 0x00015dfb Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_endianness) + drv_lcdc_config_input_size 0x00015e11 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_input_size) + drv_lcdc_config_int 0x00015e1d Thumb Code 30 drv_lcdc.o(i.drv_lcdc_config_int) + drv_lcdc_config_int_single 0x00015e3b Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_int_single) + drv_lcdc_config_overwrite 0x00015e5d Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_overwrite) + drv_lcdc_config_overwrite_rgb 0x00015e7f Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + drv_lcdc_config_partial_display_area 0x00015e8b Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + drv_lcdc_config_partial_display_enable 0x00015ea5 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + drv_lcdc_config_scale_up_coef 0x00015ec7 Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + drv_lcdc_config_scale_up_step 0x00015ee1 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + drv_lcdc_config_src_parameter 0x00015eed Thumb Code 76 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + drv_lcdc_config_thresh 0x00015f39 Thumb Code 6 drv_lcdc.o(i.drv_lcdc_config_thresh) + drv_lcdc_ctrl_flow 0x00015f3f Thumb Code 18 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + drv_lcdc_enable_shadow_reg 0x00015f51 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + drv_lcdc_set_int 0x00015f71 Thumb Code 46 drv_lcdc.o(i.drv_lcdc_set_int) + drv_lcdc_set_video_hw_mode 0x00015fa5 Thumb Code 20 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + drv_lcdc_start 0x00015fb9 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_start) + drv_memc_clear_status 0x00015fd9 Thumb Code 12 drv_memc.o(i.drv_memc_clear_status) + drv_memc_enable_irq 0x00015fe5 Thumb Code 58 drv_memc.o(i.drv_memc_enable_irq) + drv_memc_gen_a_tear_signal 0x00016025 Thumb Code 12 drv_memc.o(i.drv_memc_gen_a_tear_signal) + drv_memc_get_status 0x00016031 Thumb Code 18 drv_memc.o(i.drv_memc_get_status) + drv_memc_rate_transfer_sel 0x00016043 Thumb Code 16 drv_memc.o(i.drv_memc_rate_transfer_sel) + drv_memc_sel_vsync 0x00016053 Thumb Code 14 drv_memc.o(i.drv_memc_sel_vsync) + drv_memc_set_active_height 0x00016061 Thumb Code 14 drv_memc.o(i.drv_memc_set_active_height) + drv_memc_set_data_mode 0x00016075 Thumb Code 12 drv_memc.o(i.drv_memc_set_data_mode) + drv_memc_set_double_buffer 0x00016081 Thumb Code 16 drv_memc.o(i.drv_memc_set_double_buffer) + drv_memc_set_double_buffer_reverse 0x00016091 Thumb Code 18 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + drv_memc_set_fs_en_conditions 0x000160a3 Thumb Code 16 drv_memc.o(i.drv_memc_set_fs_en_conditions) + drv_memc_set_inten 0x000160b3 Thumb Code 20 drv_memc.o(i.drv_memc_set_inten) + drv_memc_set_lcdc_st_conditions 0x000160c9 Thumb Code 18 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + drv_memc_set_ltpo_mode 0x000160e1 Thumb Code 26 drv_memc.o(i.drv_memc_set_ltpo_mode) + drv_memc_set_tear_mode 0x000160fb Thumb Code 14 drv_memc.o(i.drv_memc_set_tear_mode) + drv_memc_set_tear_waveform 0x00016109 Thumb Code 34 drv_memc.o(i.drv_memc_set_tear_waveform) + drv_memc_set_vidc_sync_cnt 0x00016131 Thumb Code 14 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + drv_param_init_get_ccm 0x00016141 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_ccm) + drv_param_init_get_scld_filter_h 0x00016149 Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + drv_param_init_get_scld_filter_v 0x0001615d Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + drv_param_init_get_sclu_filter 0x00016171 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_sclu_filter) + drv_param_init_set_ccm 0x00016179 Thumb Code 14 drv_param_init.o(i.drv_param_init_set_ccm) + drv_param_p2r_filter_init 0x0001618d Thumb Code 30 drv_param_init.o(i.drv_param_p2r_filter_init) + drv_phy_enable_calibration 0x000161b1 Thumb Code 12 drv_phy_common.o(i.drv_phy_enable_calibration) + drv_phy_get_calibration 0x000161c1 Thumb Code 50 drv_phy_common.o(i.drv_phy_get_calibration) + drv_phy_get_pll_para 0x000161fd Thumb Code 88 drv_phy_common.o(i.drv_phy_get_pll_para) + drv_phy_get_rate_para 0x0001625d Thumb Code 76 drv_phy_common.o(i.drv_phy_get_rate_para) + drv_phy_test_clear 0x000162b1 Thumb Code 16 drv_phy_common.o(i.drv_phy_test_clear) + drv_phy_test_lock 0x000162c1 Thumb Code 24 drv_phy_common.o(i.drv_phy_test_lock) + drv_phy_test_write_1_byte 0x000162d9 Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_1_byte) + drv_phy_test_write_2_byte 0x000162f9 Thumb Code 38 drv_phy_common.o(i.drv_phy_test_write_2_byte) + drv_phy_test_write_code 0x0001631f Thumb Code 30 drv_phy_common.o(i.drv_phy_test_write_code) + drv_pwm_out_enable 0x0001635d Thumb Code 26 drv_pwm.o(i.drv_pwm_out_enable) + drv_pwm_out_set_control 0x0001637d Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_control) + drv_pwm_out_set_period 0x00016389 Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_period) + drv_pwm_out_set_threshold 0x00016395 Thumb Code 8 drv_pwm.o(i.drv_pwm_out_set_threshold) + drv_pwr_set_cp_mode 0x000163a1 Thumb Code 26 drv_pwr.o(i.drv_pwr_set_cp_mode) + drv_pwr_set_pvd_mode 0x000163c1 Thumb Code 18 drv_pwr.o(i.drv_pwr_set_pvd_mode) + drv_pwr_set_system_clk_src 0x000163d9 Thumb Code 44 drv_pwr.o(i.drv_pwr_set_system_clk_src) + drv_rxbr_clear_pkt_buffer 0x00016457 Thumb Code 10 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + drv_rxbr_clear_status0 0x00016461 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_clear_status0) + drv_rxbr_enable_irq 0x00016465 Thumb Code 90 drv_rxbr.o(i.drv_rxbr_enable_irq) + drv_rxbr_frame_drop_cfg 0x000164c1 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + drv_rxbr_get_clk 0x000164d5 Thumb Code 44 drv_rxbr.o(i.drv_rxbr_get_clk) + drv_rxbr_get_col_addr 0x00016511 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_col_addr) + drv_rxbr_get_page_addr 0x00016527 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_page_addr) + drv_rxbr_hline_rcv0_cfg 0x0001653d Thumb Code 12 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + drv_rxbr_hline_rcv_cfg 0x00016549 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + drv_rxbr_register_irq0_callback 0x00016551 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + drv_rxbr_register_irq1_callback 0x0001655d Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + drv_rxbr_set_ack_pkt_header 0x00016569 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + drv_rxbr_set_cmd_filter 0x0001657d Thumb Code 204 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + drv_rxbr_set_color_format 0x00016649 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_color_format) + drv_rxbr_set_inten 0x0001665d Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_inten) + drv_rxbr_set_ltpo_drop_th 0x00016671 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + drv_rxbr_set_usr_cfg 0x00016681 Thumb Code 38 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + drv_rxbr_set_usr_col 0x000166a7 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_col) + drv_rxbr_set_usr_row 0x000166af Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_row) + drv_spi_m_read_data 0x000166b9 Thumb Code 28 drv_spi_master.o(i.drv_spi_m_read_data) + drv_swire_enable 0x000166d9 Thumb Code 24 drv_swire.o(i.drv_swire_enable) + drv_swire_set_int 0x000166f5 Thumb Code 64 drv_swire.o(i.drv_swire_set_int) + drv_swire_set_power_down 0x0001673d Thumb Code 24 drv_swire.o(i.drv_swire_set_power_down) + drv_sys_cfg_clear_all_int 0x00016759 Thumb Code 8 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + drv_sys_cfg_clear_pending 0x00016765 Thumb Code 32 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + drv_sys_cfg_sel_ap_rst_lvl_trig 0x0001678d Thumb Code 18 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + drv_sys_cfg_sel_ap_rst_trig 0x000167a5 Thumb Code 22 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + drv_sys_cfg_sel_gpio_group 0x000167c1 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + drv_sys_cfg_sel_int_trig 0x000167e5 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + drv_sys_cfg_set_dma_rx_req 0x00016809 Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + drv_sys_cfg_set_dma_tx_req 0x00016819 Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + drv_sys_cfg_set_int 0x00016829 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + drv_timer_enable 0x00016867 Thumb Code 32 drv_timer.o(i.drv_timer_enable) + drv_timer_get_instance 0x00016889 Thumb Code 10 drv_timer.o(i.drv_timer_get_instance) + drv_timer_get_prescaler 0x00016899 Thumb Code 12 drv_timer.o(i.drv_timer_get_prescaler) + drv_timer_register_callback 0x000168e5 Thumb Code 14 drv_timer.o(i.drv_timer_register_callback) + drv_timer_set_compare_val 0x000168f9 Thumb Code 16 drv_timer.o(i.drv_timer_set_compare_val) + drv_timer_set_int 0x00016909 Thumb Code 68 drv_timer.o(i.drv_timer_set_int) + drv_timer_set_prescaler 0x00016951 Thumb Code 36 drv_timer.o(i.drv_timer_set_prescaler) + drv_timer_set_repeat 0x00016979 Thumb Code 12 drv_timer.o(i.drv_timer_set_repeat) + drv_tx_phy_test_enter 0x00016993 Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + drv_tx_phy_test_exit 0x000169af Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + drv_vidc_clear_irq 0x00016a01 Thumb Code 8 drv_vidc.o(i.drv_vidc_clear_irq) + drv_vidc_enable 0x00016a09 Thumb Code 24 drv_vidc.o(i.drv_vidc_enable) + drv_vidc_enable_irq 0x00016a21 Thumb Code 58 drv_vidc.o(i.drv_vidc_enable_irq) + drv_vidc_get_irq_status 0x00016a61 Thumb Code 18 drv_vidc.o(i.drv_vidc_get_irq_status) + drv_vidc_init_module_enable 0x00016a75 Thumb Code 36 drv_vidc.o(i.drv_vidc_init_module_enable) + drv_vidc_register_callback 0x00016a9d Thumb Code 6 drv_vidc.o(i.drv_vidc_register_callback) + drv_vidc_reset 0x00016aa9 Thumb Code 6 drv_vidc.o(i.drv_vidc_reset) + drv_vidc_set_dst_parameter 0x00016aaf Thumb Code 60 drv_vidc.o(i.drv_vidc_set_dst_parameter) + drv_vidc_set_irqen 0x00016aeb Thumb Code 20 drv_vidc.o(i.drv_vidc_set_irqen) + drv_vidc_set_mirror 0x00016aff Thumb Code 16 drv_vidc.o(i.drv_vidc_set_mirror) + drv_vidc_set_p2r_hcoef0 0x00016b0f Thumb Code 8 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + drv_vidc_set_p2r_hinitb 0x00016b17 Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + drv_vidc_set_p2r_hinitr 0x00016b3d Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + drv_vidc_set_pentile_swap 0x00016b65 Thumb Code 18 drv_vidc.o(i.drv_vidc_set_pentile_swap) + drv_vidc_set_pu_ctrl 0x00016b7d Thumb Code 10 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + drv_vidc_set_rotation 0x00016b87 Thumb Code 16 drv_vidc.o(i.drv_vidc_set_rotation) + drv_vidc_set_scld_hcoef0 0x00016b97 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + drv_vidc_set_scld_hcoef1 0x00016ba1 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + drv_vidc_set_scld_step 0x00016bab Thumb Code 18 drv_vidc.o(i.drv_vidc_set_scld_step) + drv_vidc_set_scld_vcoef0 0x00016bbd Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + drv_vidc_set_scld_vcoef1 0x00016bc7 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + drv_vidc_set_src_parameter 0x00016bd1 Thumb Code 22 drv_vidc.o(i.drv_vidc_set_src_parameter) + drv_wdg_clear_counter 0x00016be9 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_counter) + drv_wdg_set_int 0x00016c19 Thumb Code 48 drv_wdg.o(i.drv_wdg_set_int) + fls_clr_interrupt_flag 0x00016c4d Thumb Code 10 drv_fls.o(i.fls_clr_interrupt_flag) + fputc 0x00016c57 Thumb Code 20 tau_log.o(i.fputc) + hal_dsi_rx_ctrl_create_handle 0x00016c6d Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + hal_dsi_rx_ctrl_deinit 0x00016c9d Thumb Code 148 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + hal_dsi_rx_ctrl_dsc_async_handler 0x00016d39 Thumb Code 120 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016dbd Thumb Code 32 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + hal_dsi_rx_ctrl_get_max_ret_size 0x00016de5 Thumb Code 30 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + hal_dsi_rx_ctrl_init 0x00016e0d Thumb Code 88 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + hal_dsi_rx_ctrl_pre_init_pps 0x00017509 Thumb Code 24 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) + hal_dsi_rx_ctrl_send_ack_cmd 0x00017525 Thumb Code 212 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + hal_dsi_rx_ctrl_set_cus_esc_clk 0x00017615 Thumb Code 34 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) + hal_dsi_rx_ctrl_set_cus_sync_line 0x00017641 Thumb Code 44 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + hal_dsi_rx_ctrl_set_hw_tear_mode 0x00017675 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + hal_dsi_rx_ctrl_set_sw_tear_mode 0x00017755 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + hal_dsi_rx_ctrl_start 0x00017789 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + hal_dsi_rx_ctrl_stop 0x000177c5 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + hal_dsi_rx_ctrl_toggle_resolution 0x00017801 Thumb Code 28 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + hal_dsi_tx_ctrl_create_handle 0x00017eb5 Thumb Code 34 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + hal_dsi_tx_ctrl_deinit 0x00017ee1 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017f29 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017f75 Thumb Code 32 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + hal_dsi_tx_ctrl_init 0x00017f9d Thumb Code 188 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + hal_dsi_tx_ctrl_panel_reset_pin 0x00018085 Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + hal_dsi_tx_ctrl_set_ccm 0x00018091 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + hal_dsi_tx_ctrl_set_overwrite_rgb 0x000180b1 Thumb Code 16 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + hal_dsi_tx_ctrl_set_partial_disp 0x000180c5 Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + hal_dsi_tx_ctrl_set_partial_disp_area 0x000180d5 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + hal_dsi_tx_ctrl_start 0x000180f9 Thumb Code 94 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + hal_dsi_tx_ctrl_stop 0x00018165 Thumb Code 54 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + hal_dsi_tx_ctrl_write_array_cmd 0x000181a9 Thumb Code 210 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + hal_dsi_tx_ctrl_write_cmd 0x00018281 Thumb Code 172 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + hal_gpio_ctrl_eint 0x00018515 Thumb Code 18 hal_gpio.o(i.hal_gpio_ctrl_eint) + hal_gpio_get_input_data 0x0001852d Thumb Code 18 hal_gpio.o(i.hal_gpio_get_input_data) + hal_gpio_init_eint 0x00018541 Thumb Code 58 hal_gpio.o(i.hal_gpio_init_eint) + hal_gpio_init_input 0x00018581 Thumb Code 28 hal_gpio.o(i.hal_gpio_init_input) + hal_gpio_init_output 0x000185a1 Thumb Code 34 hal_gpio.o(i.hal_gpio_init_output) + hal_gpio_reg_eint_cb 0x000185c9 Thumb Code 20 hal_gpio.o(i.hal_gpio_reg_eint_cb) + hal_gpio_set_ap_reset_int 0x000185e1 Thumb Code 76 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + hal_gpio_set_mode 0x00018631 Thumb Code 90 hal_gpio.o(i.hal_gpio_set_mode) + hal_gpio_set_output_data 0x00018691 Thumb Code 8 hal_gpio.o(i.hal_gpio_set_output_data) + hal_gpio_set_pull_state 0x00018699 Thumb Code 26 hal_gpio.o(i.hal_gpio_set_pull_state) + hal_i2c_m_dma_init 0x000186b9 Thumb Code 92 hal_i2c_master.o(i.hal_i2c_m_dma_init) + hal_i2c_m_dma_read 0x00018725 Thumb Code 26 hal_i2c_master.o(i.hal_i2c_m_dma_read) + hal_i2c_m_dma_write 0x00018745 Thumb Code 24 hal_i2c_master.o(i.hal_i2c_m_dma_write) + hal_i2c_m_transfer_complate 0x00018761 Thumb Code 6 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + hal_i2c_s_dma_write 0x0001879d Thumb Code 46 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + hal_i2c_s_init 0x000187d5 Thumb Code 86 hal_i2c_slave.o(i.hal_i2c_s_init) + hal_i2c_s_nonblocking_read 0x00018841 Thumb Code 14 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + hal_i2c_s_set_transfer 0x00018855 Thumb Code 6 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + hal_internal_init_memc 0x000189ad Thumb Code 146 hal_internal_vsync.o(i.hal_internal_init_memc) + hal_internal_sync_get_fb_setting 0x00018a91 Thumb Code 12 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + hal_internal_sync_input_resolution_change 0x00018aa1 Thumb Code 418 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + hal_internal_vsync_deinit 0x00018cb5 Thumb Code 24 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + hal_internal_vsync_get_rx_state 0x00018cd1 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + hal_internal_vsync_get_sync_line 0x00018cdd Thumb Code 18 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + hal_internal_vsync_get_tx_state 0x00018cf5 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + hal_internal_vsync_init_rx 0x00018d01 Thumb Code 220 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + hal_internal_vsync_init_tx 0x00018dfd Thumb Code 172 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + hal_internal_vsync_set_auto_hw_filter 0x00018ead Thumb Code 222 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + hal_internal_vsync_set_rx_state 0x00018fc9 Thumb Code 16 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + hal_internal_vsync_set_sync_line 0x00018fdd Thumb Code 22 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + hal_internal_vsync_set_tear_mode 0x00018ff9 Thumb Code 64 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + hal_internal_vsync_set_tx_state 0x00019041 Thumb Code 54 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + hal_pwm_out_config_all 0x00019465 Thumb Code 100 hal_pwm.o(i.hal_pwm_out_config_all) + hal_pwm_out_init 0x000194cd Thumb Code 12 hal_pwm.o(i.hal_pwm_out_init) + hal_spi_m_clear_rxfifo 0x000194d9 Thumb Code 14 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + hal_swire_deinit 0x000194e7 Thumb Code 18 hal_swire.o(i.hal_swire_deinit) + hal_swire_open 0x000194f9 Thumb Code 22 hal_swire.o(i.hal_swire_open) + hal_system_enable_systick 0x0001950f Thumb Code 8 hal_system.o(i.hal_system_enable_systick) + hal_system_init 0x00019519 Thumb Code 104 hal_system.o(i.hal_system_init) + hal_system_init_console 0x000195a1 Thumb Code 28 hal_system.o(i.hal_system_init_console) + hal_system_set_phy_calibration 0x000195bd Thumb Code 8 hal_system.o(i.hal_system_set_phy_calibration) + hal_system_set_pvd 0x000195c5 Thumb Code 8 hal_system.o(i.hal_system_set_pvd) + hal_system_set_vcc 0x000195cd Thumb Code 8 hal_system.o(i.hal_system_set_vcc) + hal_timer_deinit 0x000195d5 Thumb Code 46 hal_timer.o(i.hal_timer_deinit) + hal_timer_init 0x00019603 Thumb Code 26 hal_timer.o(i.hal_timer_init) + hal_timer_start 0x0001961d Thumb Code 66 hal_timer.o(i.hal_timer_start) + hal_timer_stop 0x00019665 Thumb Code 40 hal_timer.o(i.hal_timer_stop) + hal_uart_init 0x0001968d Thumb Code 126 hal_uart.o(i.hal_uart_init) + hal_uart_transmit_blocking 0x00019719 Thumb Code 12 hal_uart.o(i.hal_uart_transmit_blocking) + handle_init 0x00019729 Thumb Code 140 irq_redirect .o(i.handle_init) + main 0x0001996d Thumb Code 16 main.o(i.main) + sqrt 0x0001a62d Thumb Code 66 sqrt.o(i.sqrt) + translate_data 0x0001a675 Thumb Code 1734 ap_demo.o(i.translate_data) + panel_init_code 0x0001b154 Data 9160 ap_demo.o(.constdata) + phone_data_21 0x0001d66e Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_55 0x0001d66f Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_85_0 0x0001d670 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_92_1 0x0001d671 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_1 0x0001d672 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_2 0x0001d673 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_3 0x0001d674 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_4 0x0001d675 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_52 0x0001d676 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_92_3 0x0001d679 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_A3 0x0001d67c Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A4 0x0001d680 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A5 0x0001d684 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_AF 0x0001d688 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_F1 0x0001d68c Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_22 0x0001d690 Data 5 app_tp_for_custom_s8.o(.constdata) + phone_data_92_2 0x0001d695 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_1 0x0001d69b Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_2 0x0001d6a1 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_3 0x0001d6a7 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_4 0x0001d6ad Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_60_1 0x0001d6b3 Data 16 app_tp_for_custom_s8.o(.constdata) + phone_data_23 0x0001d6c3 Data 11 app_tp_for_custom_s8.o(.constdata) + phone_data_85_2 0x0001d6ce Data 28 app_tp_for_custom_s8.o(.constdata) + phone_data_90 0x0001d6ea Data 10 app_tp_for_custom_s8.o(.constdata) + phone_data_72_3 0x0001d6f4 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_5 0x0001dbbc Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_13 0x0001e084 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_75_1 0x0001e54c Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_00 0x0001e7b8 Data 660 app_tp_for_custom_s8.o(.constdata) + phone_data_75_FF 0x0001ea4c Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_3 0x0001eb6c Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_6 0x0001edd8 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_7 0x0001f044 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_08 0x0001f2b0 Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_11 0x0001f3d0 Data 620 app_tp_for_custom_s8.o(.constdata) + sleep_on 0x0001f63c Data 16 app_tp_for_custom_s8.o(.constdata) + screen_reg_start_data_size 0x0001f64c Data 1 app_tp_for_custom_s8.o(.constdata) + Region$$Table$$Base 0x0001f95c Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x0001f98c Number 0 anon$$obj.o(Region$$Table) + g_fun_handle 0x00070100 Data 192 irq_redirect .o(.ARM.__AT_0x00070100) + phone_start_flag 0x000701de Data 1 ap_demo.o(.data) + phone_DisplayOFF_count 0x000701e0 Data 2 ap_demo.o(.data) + phone_DisplayOFF_flag 0x000701e2 Data 1 ap_demo.o(.data) + value_reg_b1 0x000701e8 Data 2 ap_demo.o(.data) + value_reg_ca 0x000701ea Data 2 ap_demo.o(.data) + value_reg_ca_bak 0x000701f8 Data 2 ap_demo.o(.data) + value_reg_b1_bak 0x000701fa Data 2 ap_demo.o(.data) + panel_mode 0x000701fc Data 1 ap_demo.o(.data) + panel_r 0x000701fe Data 2 ap_demo.o(.data) + panel_g 0x00070200 Data 2 ap_demo.o(.data) + panel_b 0x00070202 Data 2 ap_demo.o(.data) + read_point 0x00070208 Data 1 app_tp_transfer.o(.data) + s_screen_number 0x00070209 Data 2 app_tp_transfer.o(.data) + s_screen_temp 0x0007020b Data 2 app_tp_transfer.o(.data) + s_screen_init_complate 0x00070211 Data 1 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data1 0x00070213 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data2 0x00070216 Data 6 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data3 0x0007021c Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data4 0x0007021f Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data5 0x00070222 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data6 0x00070225 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data7 0x00070228 Data 5 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data8 0x0007022d Data 6 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data9 0x00070233 Data 2 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data10 0x00070235 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data2 0x00070238 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data3 0x0007023b Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data4 0x0007023e Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data5 0x00070242 Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data6 0x00070246 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data7 0x00070249 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data8 0x0007024c Data 3 app_tp_transfer.o(.data) + phone_data_E4 0x0007027c Data 1 app_tp_for_custom_s8.o(.data) + tp_flag 0x0007027d Data 1 app_tp_for_custom_s8.o(.data) + g_phone_output_int_pad 0x0007027e Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_in 0x0007027f Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_count 0x00070280 Data 1 app_tp_for_custom_s8.o(.data) + sleep_double_EN 0x00070281 Data 1 app_tp_for_custom_s8.o(.data) + Flag_EA_EN 0x00070282 Data 1 app_tp_for_custom_s8.o(.data) + Flag_touch_count 0x00070283 Data 1 app_tp_for_custom_s8.o(.data) + touchnum_bak 0x00070284 Data 1 app_tp_for_custom_s8.o(.data) + Flag_blacklight_EN 0x00070285 Data 1 app_tp_for_custom_s8.o(.data) + phone_data_B1 0x0007028e Data 2 app_tp_for_custom_s8.o(.data) + phone_data_30 0x00070290 Data 2 app_tp_for_custom_s8.o(.data) + phone_reg_coord_back 0x0007029a Data 200 app_tp_for_custom_s8.o(.data) + g_screen_input_rst_pad 0x00070362 Data 1 app_tp_for_custom_s8.o(.data) + g_screen_input_int_pad 0x00070363 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_1 0x00070364 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_2 0x00070365 Data 3 app_tp_for_custom_s8.o(.data) + screen_data_write_3 0x00070368 Data 5 app_tp_for_custom_s8.o(.data) + screen_reg_int_data 0x00070370 Data 48 app_tp_for_custom_s8.o(.data) + g_fls_w_cmd 0x000703a0 Data 1 norflash.o(.data) + g_fls_r_cmd 0x000703a1 Data 1 norflash.o(.data) + g_fls_write_en_status 0x000703a2 Data 1 norflash.o(.data) + isFlsTransferEnd 0x000703a3 Data 1 norflash.o(.data) + isFlsFifoReq 0x000703a4 Data 1 norflash.o(.data) + isNandWriteCompleted 0x000703a5 Data 1 norflash.o(.data) + isNandReadCompleted 0x000703a6 Data 1 norflash.o(.data) + g_fls_error_info 0x000703ac Data 6 norflash.o(.data) + g_systick_cb_func 0x000703b8 Data 4 drv_common.o(.data) + g_system_clock 0x000703bc Data 4 drv_common.o(.data) + tx_byte_num 0x000703d4 Data 4 drv_i2c_slave.o(.data) + g_scld_fhd_filter_h 0x000703d8 Data 256 drv_param_init.o(.data) + g_scld_fhd_filter_v 0x000704d8 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_h 0x000705d8 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_v 0x000706d8 Data 256 drv_param_init.o(.data) + g_sclu_lanczos_filter 0x000707d8 Data 128 drv_param_init.o(.data) + g_ccm_setting 0x00070858 Data 36 drv_param_init.o(.data) + g_int_rxbr_irq0_cb_func 0x000708ec Data 4 drv_rxbr.o(.data) + g_int_rxbr_irq1_cb_func 0x000708f0 Data 4 drv_rxbr.o(.data) + g_int_vidc_cb_func 0x000708f4 Data 4 drv_vidc.o(.data) + __stdout 0x0007091c Data 4 stdout.o(.data) + string 0x00070bbc Data 256 tau_log.o(.bss) + hal_dmahandle 0x00070cbc Data 160 hal_uart.o(.bss) + hal_uarthandle_dma 0x00070d5c Data 32 hal_uart.o(.bss) + hal_uart_handle_global 0x00070d7c Data 16 hal_uart.o(.bss) + g_vsync_hande 0x00070f28 Data 56 hal_internal_vsync.o(.bss) + g_dcs_execute_table 0x00070f60 Data 2048 hal_internal_vsync.o(.bss) + g_packet_fifo 0x00071880 Data 4144 dcs_packet_fifo.o(.bss) + g_spis_ctrl_handle 0x000728b0 Data 32 hal_spi_slave.o(.bss) + __stack_limit 0x000728d0 Data 0 startup_armcm0.o(STACK) + __initial_sp 0x000738d0 Data 0 startup_armcm0.o(STACK) + + + +============================================================================== + +Memory Map of the image + + Image Entry point : 0x000100c1 + + Load Region LR_IROM2 (Base: 0x00010000, Size: 0x000100e0, Max: 0x00010000, ABSOLUTE, COMPRESSED[0x0000fd80]) + + Execution Region ER_IROM2 (Exec base: 0x00010000, Load base: 0x00010000, Size: 0x0000f98c, Max: 0x00010000, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00010000 0x00010000 0x000000c0 Data RO 461 RESET startup_armcm0.o + 0x000100c0 0x000100c0 0x00000000 Code RO 2636 * .ARM.Collect$$$$00000000 mc_p.l(entry.o) + 0x000100c0 0x000100c0 0x00000004 Code RO 2946 .ARM.Collect$$$$00000001 mc_p.l(entry2.o) + 0x000100c4 0x000100c4 0x00000004 Code RO 2949 .ARM.Collect$$$$00000004 mc_p.l(entry5.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2951 .ARM.Collect$$$$00000008 mc_p.l(entry7b.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2953 .ARM.Collect$$$$0000000A mc_p.l(entry8b.o) + 0x000100c8 0x000100c8 0x00000008 Code RO 2954 .ARM.Collect$$$$0000000B mc_p.l(entry9a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2956 .ARM.Collect$$$$0000000D mc_p.l(entry10a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2958 .ARM.Collect$$$$0000000F mc_p.l(entry11a.o) + 0x000100d0 0x000100d0 0x00000004 Code RO 2947 .ARM.Collect$$$$00002712 mc_p.l(entry2.o) + 0x000100d4 0x000100d4 0x00000078 Code RO 462 .text startup_armcm0.o + 0x0001014c 0x0001014c 0x0000002c Code RO 2639 .text mc_p.l(uidiv.o) + 0x00010178 0x00010178 0x00000028 Code RO 2641 .text mc_p.l(idiv.o) + 0x000101a0 0x000101a0 0x00000024 Code RO 2643 .text mc_p.l(memcpya.o) + 0x000101c4 0x000101c4 0x00000024 Code RO 2645 .text mc_p.l(memseta.o) + 0x000101e8 0x000101e8 0x000000b2 Code RO 2910 .text mf_p.l(fadd.o) + 0x0001029a 0x0001029a 0x0000007a Code RO 2912 .text mf_p.l(fmul.o) + 0x00010314 0x00010314 0x0000007c Code RO 2914 .text mf_p.l(fdiv.o) + 0x00010390 0x00010390 0x00000018 Code RO 2916 .text mf_p.l(fscalb.o) + 0x000103a8 0x000103a8 0x00000164 Code RO 2918 .text mf_p.l(dadd.o) + 0x0001050c 0x0001050c 0x000000d0 Code RO 2920 .text mf_p.l(dmul.o) + 0x000105dc 0x000105dc 0x000000f0 Code RO 2922 .text mf_p.l(ddiv.o) + 0x000106cc 0x000106cc 0x00000016 Code RO 2924 .text mf_p.l(fflti.o) + 0x000106e2 0x000106e2 0x0000000e Code RO 2926 .text mf_p.l(ffltui.o) + 0x000106f0 0x000106f0 0x0000001c Code RO 2930 .text mf_p.l(dfltui.o) + 0x0001070c 0x0001070c 0x00000032 Code RO 2932 .text mf_p.l(ffixi.o) + 0x0001073e 0x0001073e 0x00000028 Code RO 2934 .text mf_p.l(ffixui.o) + 0x00010766 0x00010766 0x00000002 PAD + 0x00010768 0x00010768 0x00000048 Code RO 2936 .text mf_p.l(dfixi.o) + 0x000107b0 0x000107b0 0x0000003c Code RO 2938 .text mf_p.l(dfixui.o) + 0x000107ec 0x000107ec 0x00000028 Code RO 2940 .text mf_p.l(f2d.o) + 0x00010814 0x00010814 0x00000028 Code RO 2942 .text mf_p.l(cdcmple.o) + 0x0001083c 0x0001083c 0x00000014 Code RO 2944 .text mf_p.l(cfrcmple.o) + 0x00010850 0x00010850 0x00000060 Code RO 2961 .text mc_p.l(uldiv.o) + 0x000108b0 0x000108b0 0x00000020 Code RO 2963 .text mc_p.l(llshl.o) + 0x000108d0 0x000108d0 0x00000022 Code RO 2965 .text mc_p.l(llushr.o) + 0x000108f2 0x000108f2 0x00000026 Code RO 2967 .text mc_p.l(llsshr.o) + 0x00010918 0x00010918 0x00000000 Code RO 2976 .text mc_p.l(iusefp.o) + 0x00010918 0x00010918 0x00000082 Code RO 2977 .text mf_p.l(fepilogue.o) + 0x0001099a 0x0001099a 0x000000be Code RO 2979 .text mf_p.l(depilogue.o) + 0x00010a58 0x00010a58 0x000000a2 Code RO 2983 .text mf_p.l(dsqrt.o) + 0x00010afa 0x00010afa 0x00000002 PAD + 0x00010afc 0x00010afc 0x00000040 Code RO 2985 .text mf_p.l(dfixul.o) + 0x00010b3c 0x00010b3c 0x00000028 Code RO 2987 .text mf_p.l(cdrcmple.o) + 0x00010b64 0x00010b64 0x00000024 Code RO 2989 .text mc_p.l(init.o) + 0x00010b88 0x00010b88 0x00000056 Code RO 2999 .text mc_p.l(__dczerorl2.o) + 0x00010bde 0x00010bde 0x00000002 PAD + 0x00010be0 0x00010be0 0x00000018 Code RO 2270 i.ADC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010bf8 0x00010bf8 0x00000018 Code RO 2271 i.AP_NRESET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c10 0x00010c10 0x00000014 Code RO 2272 i.DMA_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c24 0x00010c24 0x0000001c Code RO 2273 i.EXTI_INT0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c40 0x00010c40 0x0000001c Code RO 2274 i.EXTI_INT1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c5c 0x00010c5c 0x0000001c Code RO 2275 i.EXTI_INT2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c78 0x00010c78 0x0000001c Code RO 2276 i.EXTI_INT3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c94 0x00010c94 0x0000001c Code RO 2277 i.EXTI_INT4_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010cb0 0x00010cb0 0x0000001c Code RO 2278 i.EXTI_INT5_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ccc 0x00010ccc 0x0000001c Code RO 2279 i.EXTI_INT6_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ce8 0x00010ce8 0x0000001c Code RO 2280 i.EXTI_INT7_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d04 0x00010d04 0x00000014 Code RO 2281 i.FLSCTRL_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d18 0x00010d18 0x00000050 Code RO 99 i.Gpio_swire_output ap_demo.o + 0x00010d68 0x00010d68 0x00000014 Code RO 2282 i.HardFault_Handler CVWL368.lib(irq_redirect .o) + 0x00010d7c 0x00010d7c 0x00000018 Code RO 2283 i.I2C0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d94 0x00010d94 0x00000018 Code RO 2284 i.I2C1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dac 0x00010dac 0x00000018 Code RO 2285 i.LCDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dc4 0x00010dc4 0x00000028 Code RO 893 i.LOG_printf CVWL368.lib(tau_log.o) + 0x00010dec 0x00010dec 0x00000018 Code RO 2286 i.MEMC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e04 0x00010e04 0x00000018 Code RO 2287 i.MIPI_RX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e1c 0x00010e1c 0x00000018 Code RO 2288 i.MIPI_TX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e34 0x00010e34 0x0000001c Code RO 2289 i.PWMDET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e50 0x00010e50 0x00000044 Code RO 100 i.PWM_Task ap_demo.o + 0x00010e94 0x00010e94 0x0000001a Code RO 101 i.PWM_init ap_demo.o + 0x00010eae 0x00010eae 0x00000002 PAD + 0x00010eb0 0x00010eb0 0x00000130 Code RO 289 i.S20_Start_init app_tp_transfer.o + 0x00010fe0 0x00010fe0 0x0000001c Code RO 2290 i.SPIM_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ffc 0x00010ffc 0x00000002 Code RO 2496 i.UART_DisableDma CVWL368.lib(drv_uart.o) + 0x00010ffe 0x00010ffe 0x00000002 Code RO 2994 i.__scatterload_null mc_p.l(handlers.o) + 0x00011000 0x00011000 0x00000014 Data RO 1147 .ARM.__at_0x11000 CVWL368.lib(drv_common.o) + 0x00011014 0x00011014 0x0000001c Code RO 2291 i.SPIS_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011030 0x00011030 0x0000001c Code RO 2292 i.SWIRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001104c 0x0001104c 0x00000018 Code RO 2293 i.SysTick_Handler CVWL368.lib(irq_redirect .o) + 0x00011064 0x00011064 0x00000018 Code RO 2294 i.TIMER0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001107c 0x0001107c 0x00000018 Code RO 2295 i.TIMER1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011094 0x00011094 0x00000018 Code RO 2296 i.TIMER2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110ac 0x000110ac 0x00000018 Code RO 2297 i.TIMER3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110c4 0x000110c4 0x0000001c Code RO 2492 i.UART0_IRQ_Handle CVWL368.lib(drv_uart.o) + 0x000110e0 0x000110e0 0x00000004 Code RO 2502 i.UART_GetInstance CVWL368.lib(drv_uart.o) + 0x000110e4 0x000110e4 0x00000018 Code RO 2298 i.UART_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110fc 0x000110fc 0x00000024 Code RO 2510 i.UART_ResetRxFIFO CVWL368.lib(drv_uart.o) + 0x00011120 0x00011120 0x00000048 Code RO 2513 i.UART_SetBaudRate CVWL368.lib(drv_uart.o) + 0x00011168 0x00011168 0x0000001a Code RO 2514 i.UART_SwitchSCLK CVWL368.lib(drv_uart.o) + 0x00011182 0x00011182 0x00000134 Code RO 2516 i.UART_TransferHandleIRQ CVWL368.lib(drv_uart.o) + 0x000112b6 0x000112b6 0x0000001a Code RO 2518 i.UART_WriteBlocking CVWL368.lib(drv_uart.o) + 0x000112d0 0x000112d0 0x000000bc Code RO 2519 i.UART_init CVWL368.lib(drv_uart.o) + 0x0001138c 0x0001138c 0x00000018 Code RO 2299 i.VIDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113a4 0x000113a4 0x00000018 Code RO 2300 i.VPRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113bc 0x000113bc 0x00000018 Code RO 2301 i.WDG_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113d4 0x000113d4 0x00000020 Code RO 2882 i.__0printf mc_p.l(printfa.o) + 0x000113f4 0x000113f4 0x00000024 Code RO 2888 i.__0vsprintf mc_p.l(printfa.o) + 0x00011418 0x00011418 0x0000002e Code RO 2981 i.__ARM_clz mf_p.l(depilogue.o) + 0x00011446 0x00011446 0x0000001a Code RO 555 i.__ARM_common_switch8 CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00011460 0x00011460 0x00000018 Code RO 1465 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_master.o) + 0x00011478 0x00011478 0x00000018 Code RO 1500 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_slave.o) + 0x00011490 0x00011490 0x00000018 Code RO 1636 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_spi_master.o) + 0x000114a8 0x000114a8 0x00000020 Code RO 2124 i.__NVIC_DisableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114c8 0x000114c8 0x00000018 Code RO 2125 i.__NVIC_EnableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114e0 0x000114e0 0x00000044 Code RO 2398 i.__NVIC_SetPriority CVWL368.lib(hal_spi_slave.o) + 0x00011524 0x00011524 0x0000000e Code RO 2993 i.__scatterload_copy mc_p.l(handlers.o) + 0x00011532 0x00011532 0x0000000e Code RO 2995 i.__scatterload_zeroinit mc_p.l(handlers.o) + 0x00011540 0x00011540 0x0000000c Code RO 2971 i.__set_errno mc_p.l(errno.o) + 0x0001154c 0x0001154c 0x00000174 Code RO 2889 i._fp_digits mc_p.l(printfa.o) + 0x000116c0 0x000116c0 0x000006ec Code RO 2890 i._printf_core mc_p.l(printfa.o) + 0x00011dac 0x00011dac 0x00000020 Code RO 2891 i._printf_post_padding mc_p.l(printfa.o) + 0x00011dcc 0x00011dcc 0x0000002c Code RO 2892 i._printf_pre_padding mc_p.l(printfa.o) + 0x00011df8 0x00011df8 0x0000000a Code RO 2894 i._sputc mc_p.l(printfa.o) + 0x00011e02 0x00011e02 0x00000002 PAD + 0x00011e04 0x00011e04 0x00000878 Code RO 102 i.ap_dcs_read ap_demo.o + 0x0001267c 0x0001267c 0x00000218 Code RO 103 i.ap_demo ap_demo.o + 0x00012894 0x00012894 0x00000050 Code RO 104 i.ap_get_reg_ca ap_demo.o + 0x000128e4 0x000128e4 0x00000100 Code RO 105 i.ap_get_reg_df ap_demo.o + 0x000129e4 0x000129e4 0x00000084 Code RO 106 i.ap_reset_cb ap_demo.o + 0x00012a68 0x00012a68 0x00000050 Code RO 107 i.ap_set_backlight ap_demo.o + 0x00012ab8 0x00012ab8 0x00000048 Code RO 108 i.ap_set_display_off ap_demo.o + 0x00012b00 0x00012b00 0x00000038 Code RO 109 i.ap_set_display_on ap_demo.o + 0x00012b38 0x00012b38 0x00000098 Code RO 110 i.ap_set_enter_sleep_mode ap_demo.o + 0x00012bd0 0x00012bd0 0x00000048 Code RO 111 i.ap_set_exit_sleep_mode ap_demo.o + 0x00012c18 0x00012c18 0x00000028 Code RO 112 i.ap_set_tp_calibration_04 ap_demo.o + 0x00012c40 0x00012c40 0x000000c8 Code RO 290 i.ap_tp_calibration app_tp_transfer.o + 0x00012d08 0x00012d08 0x0000001c Code RO 2126 i.app_ADC_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00012d24 0x00012d24 0x00000024 Code RO 1389 i.app_AP_NRESET_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d48 0x00012d48 0x0000001c Code RO 1390 i.app_EXTI_INT0_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d64 0x00012d64 0x0000001c Code RO 1391 i.app_EXTI_INT1_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d80 0x00012d80 0x0000001c Code RO 1392 i.app_EXTI_INT2_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012d9c 0x00012d9c 0x0000001c Code RO 1393 i.app_EXTI_INT3_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012db8 0x00012db8 0x0000001c Code RO 1394 i.app_EXTI_INT4_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012dd4 0x00012dd4 0x0000001c Code RO 1395 i.app_EXTI_INT5_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012df0 0x00012df0 0x0000001c Code RO 1396 i.app_EXTI_INT6_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012e0c 0x00012e0c 0x0000001c Code RO 1397 i.app_EXTI_INT7_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012e28 0x00012e28 0x00000048 Code RO 1139 i.app_HardFault_Handler CVWL368.lib(drv_common.o) + 0x00012e70 0x00012e70 0x00000010 Code RO 1501 i.app_I2C0_IRQn_Handler CVWL368.lib(drv_i2c_slave.o) + 0x00012e80 0x00012e80 0x00000010 Code RO 1466 i.app_I2C1_IRQn_Handler CVWL368.lib(drv_i2c_master.o) + 0x00012e90 0x00012e90 0x000000e0 Code RO 1754 i.app_LCDC_IRQn_Handler CVWL368.lib(hal_internal_vsync.o) + 0x00012f70 0x00012f70 0x00000088 Code RO 2068 i.app_MEMC_IRQn_Handler CVWL368.lib(drv_memc.o) + 0x00012ff8 0x00012ff8 0x00000298 Code RO 1840 i.app_MIPI_RX_IRQn_Handler CVWL368.lib(drv_dsi_rx.o) + 0x00013290 0x00013290 0x000000a0 Code RO 1896 i.app_MIPI_TX_IRQn_Handler CVWL368.lib(drv_dsi_tx.o) + 0x00013330 0x00013330 0x00000048 Code RO 1559 i.app_PWMDET_IRQn_Handler CVWL368.lib(drv_pwm.o) + 0x00013378 0x00013378 0x00000030 Code RO 1637 i.app_SPIM_IRQn_Handler CVWL368.lib(drv_spi_master.o) + 0x000133a8 0x000133a8 0x00000200 Code RO 2399 i.app_SPIS_IRQn_Handler CVWL368.lib(hal_spi_slave.o) + 0x000135a8 0x000135a8 0x00000020 Code RO 1669 i.app_SWIRE_IRQn_Handler CVWL368.lib(drv_swire.o) + 0x000135c8 0x000135c8 0x00000018 Code RO 1140 i.app_SysTick_Handler CVWL368.lib(drv_common.o) + 0x000135e0 0x000135e0 0x0000000a Code RO 1719 i.app_TIMER0_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000135ea 0x000135ea 0x0000000a Code RO 1720 i.app_TIMER1_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000135f4 0x000135f4 0x0000000a Code RO 1721 i.app_TIMER2_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000135fe 0x000135fe 0x0000000a Code RO 1722 i.app_TIMER3_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x00013608 0x00013608 0x00000008 Code RO 2520 i.app_UART_IRQn_Handler CVWL368.lib(drv_uart.o) + 0x00013610 0x00013610 0x0000001c Code RO 2191 i.app_VIDC_IRQn_Handler CVWL368.lib(drv_vidc.o) + 0x0001362c 0x0001362c 0x0000001c Code RO 2127 i.app_VPRE_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00013648 0x00013648 0x00000038 Code RO 2579 i.app_WDG_IRQn_Handler CVWL368.lib(drv_wdg.o) + 0x00013680 0x00013680 0x00000010 Code RO 1251 i.app_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00013690 0x00013690 0x00000030 Code RO 1055 i.app_fls_ctrl_Handler CVWL368.lib(norflash.o) + 0x000136c0 0x000136c0 0x00000024 Code RO 291 i.app_tp_I2C_init app_tp_transfer.o + 0x000136e4 0x000136e4 0x00000068 Code RO 113 i.app_tp_calibration_exec ap_demo.o + 0x0001374c 0x0001374c 0x0000000e Code RO 292 i.app_tp_i2cs_callback app_tp_transfer.o + 0x0001375a 0x0001375a 0x00000002 PAD + 0x0001375c 0x0001375c 0x00000054 Code RO 293 i.app_tp_init app_tp_transfer.o + 0x000137b0 0x000137b0 0x00000030 Code RO 294 i.app_tp_m_read app_tp_transfer.o + 0x000137e0 0x000137e0 0x00000008 Code RO 295 i.app_tp_m_transfer_complate app_tp_transfer.o + 0x000137e8 0x000137e8 0x00000010 Code RO 296 i.app_tp_m_write app_tp_transfer.o + 0x000137f8 0x000137f8 0x00000368 Code RO 904 i.app_tp_phone_analysis_data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00013b60 0x00013b60 0x0000000c Code RO 297 i.app_tp_phone_clear_reset_on app_tp_transfer.o + 0x00013b6c 0x00013b6c 0x00000010 Code RO 299 i.app_tp_s_read app_tp_transfer.o + 0x00013b7c 0x00013b7c 0x00000010 Code RO 301 i.app_tp_s_write app_tp_transfer.o + 0x00013b8c 0x00013b8c 0x000002d0 Code RO 906 i.app_tp_screen_analysis_int CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00013e5c 0x00013e5c 0x00000034 Code RO 302 i.app_tp_screen_init app_tp_transfer.o + 0x00013e90 0x00013e90 0x0000000c Code RO 303 i.app_tp_screen_int_callback app_tp_transfer.o + 0x00013e9c 0x00013e9c 0x00000040 Code RO 304 i.app_tp_screen_int_init app_tp_transfer.o + 0x00013edc 0x00013edc 0x00000004 Code RO 305 i.app_tp_screen_int_lvl_low app_tp_transfer.o + 0x00013ee0 0x00013ee0 0x00000034 Code RO 306 i.app_tp_transfer_phone app_tp_transfer.o + 0x00013f14 0x00013f14 0x00000048 Code RO 307 i.app_tp_transfer_screen_const app_tp_transfer.o + 0x00013f5c 0x00013f5c 0x00000168 Code RO 308 i.app_tp_transfer_screen_int app_tp_transfer.o + 0x000140c4 0x000140c4 0x00000024 Code RO 309 i.app_tp_transfer_screen_start app_tp_transfer.o + 0x000140e8 0x000140e8 0x00000024 Code RO 441 i.board_Init board.o + 0x0001410c 0x0001410c 0x0000040c Code RO 1755 i.calc_framebuffer_setting CVWL368.lib(hal_internal_vsync.o) + 0x00014518 0x00014518 0x000000c8 Code RO 2625 i.ceil m_ps.l(ceil.o) + 0x000145e0 0x000145e0 0x0000002c Code RO 1756 i.check_mipi_rx_tx_video_info CVWL368.lib(hal_internal_vsync.o) + 0x0001460c 0x0001460c 0x00000090 Code RO 1757 i.check_pkt_buf_rev CVWL368.lib(hal_internal_vsync.o) + 0x0001469c 0x0001469c 0x00000058 Code RO 1827 i.dcs_packet_fifo_alloc CVWL368.lib(dcs_packet_fifo.o) + 0x000146f4 0x000146f4 0x00000018 Code RO 1828 i.dcs_packet_fifo_init CVWL368.lib(dcs_packet_fifo.o) + 0x0001470c 0x0001470c 0x00000044 Code RO 1829 i.dcs_packet_free_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014750 0x00014750 0x00000024 Code RO 1830 i.dcs_packet_get_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014774 0x00014774 0x0000001c Code RO 1758 i.dcs_sw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00014790 0x00014790 0x00000018 Code RO 885 i.delayMs CVWL368.lib(tau_delay.o) + 0x000147a8 0x000147a8 0x00000022 Code RO 886 i.delayUs CVWL368.lib(tau_delay.o) + 0x000147ca 0x000147ca 0x00000002 PAD + 0x000147cc 0x000147cc 0x00000038 Code RO 1688 i.drv_ap_rst_trig_edge_detect CVWL368.lib(drv_sys_cfg.o) + 0x00014804 0x00014804 0x0000000c Code RO 2369 i.drv_chip_info_get_info CVWL368.lib(drv_chip_info.o) + 0x00014810 0x00014810 0x00000040 Code RO 2370 i.drv_chip_info_init CVWL368.lib(drv_chip_info.o) + 0x00014850 0x00014850 0x000000c8 Code RO 2371 i.drv_chip_rx_info_check CVWL368.lib(drv_chip_info.o) + 0x00014918 0x00014918 0x00000014 Code RO 2372 i.drv_chip_rx_init_done CVWL368.lib(drv_chip_info.o) + 0x0001492c 0x0001492c 0x00000058 Code RO 1142 i.drv_common_enable_systick CVWL368.lib(drv_common.o) + 0x00014984 0x00014984 0x00000008 Code RO 1145 i.drv_common_system_init CVWL368.lib(drv_common.o) + 0x0001498c 0x0001498c 0x00000010 Code RO 1166 i.drv_crgu_config_reset_modules CVWL368.lib(drv_crgu.o) + 0x0001499c 0x0001499c 0x00000014 Code RO 1178 i.drv_crgu_set_ahb_pre_div CVWL368.lib(drv_crgu.o) + 0x000149b0 0x000149b0 0x00000014 Code RO 1179 i.drv_crgu_set_ahb_src CVWL368.lib(drv_crgu.o) + 0x000149c4 0x000149c4 0x00000020 Code RO 1182 i.drv_crgu_set_clock CVWL368.lib(drv_crgu.o) + 0x000149e4 0x000149e4 0x00000014 Code RO 1183 i.drv_crgu_set_dpi_mux_src CVWL368.lib(drv_crgu.o) + 0x000149f8 0x000149f8 0x00000018 Code RO 1184 i.drv_crgu_set_dpi_pre_div CVWL368.lib(drv_crgu.o) + 0x00014a10 0x00014a10 0x00000014 Code RO 1185 i.drv_crgu_set_dpi_pre_src CVWL368.lib(drv_crgu.o) + 0x00014a24 0x00014a24 0x00000014 Code RO 1186 i.drv_crgu_set_dsc_core_div CVWL368.lib(drv_crgu.o) + 0x00014a38 0x00014a38 0x00000014 Code RO 1187 i.drv_crgu_set_dsco_src CVWL368.lib(drv_crgu.o) + 0x00014a4c 0x00014a4c 0x00000014 Code RO 1188 i.drv_crgu_set_dsco_src_div CVWL368.lib(drv_crgu.o) + 0x00014a60 0x00014a60 0x00000014 Code RO 1189 i.drv_crgu_set_fb_div CVWL368.lib(drv_crgu.o) + 0x00014a74 0x00014a74 0x00000014 Code RO 1190 i.drv_crgu_set_fb_src CVWL368.lib(drv_crgu.o) + 0x00014a88 0x00014a88 0x00000014 Code RO 1193 i.drv_crgu_set_lcdc_div CVWL368.lib(drv_crgu.o) + 0x00014a9c 0x00014a9c 0x00000014 Code RO 1194 i.drv_crgu_set_lcdc_src CVWL368.lib(drv_crgu.o) + 0x00014ab0 0x00014ab0 0x00000014 Code RO 1195 i.drv_crgu_set_mipi_cfg_src CVWL368.lib(drv_crgu.o) + 0x00014ac4 0x00014ac4 0x00000018 Code RO 1196 i.drv_crgu_set_mipi_ref_src CVWL368.lib(drv_crgu.o) + 0x00014adc 0x00014adc 0x00000018 Code RO 1199 i.drv_crgu_set_reset CVWL368.lib(drv_crgu.o) + 0x00014af4 0x00014af4 0x00000014 Code RO 1200 i.drv_crgu_set_rxbr_div CVWL368.lib(drv_crgu.o) + 0x00014b08 0x00014b08 0x00000014 Code RO 1201 i.drv_crgu_set_rxbr_src CVWL368.lib(drv_crgu.o) + 0x00014b1c 0x00014b1c 0x00000014 Code RO 1203 i.drv_crgu_set_vidc_src CVWL368.lib(drv_crgu.o) + 0x00014b30 0x00014b30 0x00000018 Code RO 1255 i.drv_dma_clear_flag CVWL368.lib(drv_dma.o) + 0x00014b48 0x00014b48 0x0000001c Code RO 1256 i.drv_dma_create_handle CVWL368.lib(drv_dma.o) + 0x00014b64 0x00014b64 0x00000010 Code RO 1258 i.drv_dma_disenable_channel CVWL368.lib(drv_dma.o) + 0x00014b74 0x00014b74 0x00000010 Code RO 1260 i.drv_dma_enable_channel CVWL368.lib(drv_dma.o) + 0x00014b84 0x00014b84 0x00000024 Code RO 1261 i.drv_dma_enable_channel_interrupts CVWL368.lib(drv_dma.o) + 0x00014ba8 0x00014ba8 0x0000000c Code RO 1263 i.drv_dma_get_channel_flag CVWL368.lib(drv_dma.o) + 0x00014bb4 0x00014bb4 0x00000090 Code RO 1266 i.drv_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00014c44 0x00014c44 0x00000012 Code RO 1268 i.drv_dma_prepar_transfer CVWL368.lib(drv_dma.o) + 0x00014c56 0x00014c56 0x0000001a Code RO 1270 i.drv_dma_set_burst CVWL368.lib(drv_dma.o) + 0x00014c70 0x00014c70 0x00000006 Code RO 1271 i.drv_dma_set_callback CVWL368.lib(drv_dma.o) + 0x00014c76 0x00014c76 0x00000002 PAD + 0x00014c78 0x00014c78 0x00000044 Code RO 1273 i.drv_dma_set_transfer CVWL368.lib(drv_dma.o) + 0x00014cbc 0x00014cbc 0x00000036 Code RO 2382 i.drv_dsc_dec_convert_pps_rc_parameter CVWL368.lib(drv_dsc_dec.o) + 0x00014cf2 0x00014cf2 0x0000000c Code RO 2383 i.drv_dsc_dec_disable CVWL368.lib(drv_dsc_dec.o) + 0x00014cfe 0x00014cfe 0x00000002 PAD + 0x00014d00 0x00014d00 0x00000074 Code RO 2384 i.drv_dsc_dec_enable CVWL368.lib(drv_dsc_dec.o) + 0x00014d74 0x00014d74 0x0000000a Code RO 2385 i.drv_dsc_dec_get_nslc CVWL368.lib(drv_dsc_dec.o) + 0x00014d7e 0x00014d7e 0x00000028 Code RO 2387 i.drv_dsc_dec_set_u8_pps CVWL368.lib(drv_dsc_dec.o) + 0x00014da6 0x00014da6 0x00000002 PAD + 0x00014da8 0x00014da8 0x00000104 Code RO 1841 i.drv_dsi_rx_calc_ipi_tx_delay CVWL368.lib(drv_dsi_rx.o) + 0x00014eac 0x00014eac 0x00000040 Code RO 1842 i.drv_dsi_rx_enable_irq CVWL368.lib(drv_dsi_rx.o) + 0x00014eec 0x00014eec 0x00000050 Code RO 1843 i.drv_dsi_rx_get_color_bpp CVWL368.lib(drv_dsi_rx.o) + 0x00014f3c 0x00014f3c 0x0000001c Code RO 1844 i.drv_dsi_rx_get_color_pcc CVWL368.lib(drv_dsi_rx.o) + 0x00014f58 0x00014f58 0x00000008 Code RO 1845 i.drv_dsi_rx_get_compression_en CVWL368.lib(drv_dsi_rx.o) + 0x00014f60 0x00014f60 0x00000006 Code RO 1846 i.drv_dsi_rx_get_max_ret_size CVWL368.lib(drv_dsi_rx.o) + 0x00014f66 0x00014f66 0x0000000e Code RO 1850 i.drv_dsi_rx_power_up CVWL368.lib(drv_dsi_rx.o) + 0x00014f74 0x00014f74 0x00000020 Code RO 1851 i.drv_dsi_rx_set_ctrl_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014f94 0x00014f94 0x00000010 Code RO 1852 i.drv_dsi_rx_set_ddi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014fa4 0x00014fa4 0x00000004 Code RO 1854 i.drv_dsi_rx_set_inten CVWL368.lib(drv_dsi_rx.o) + 0x00014fa8 0x00014fa8 0x00000010 Code RO 1855 i.drv_dsi_rx_set_ipi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014fb8 0x00014fb8 0x00000046 Code RO 1857 i.drv_dsi_rx_set_lane_swap CVWL368.lib(drv_dsi_rx.o) + 0x00014ffe 0x00014ffe 0x00000026 Code RO 1858 i.drv_dsi_rx_set_resp_cnt CVWL368.lib(drv_dsi_rx.o) + 0x00015024 0x00015024 0x0000010c Code RO 1859 i.drv_dsi_rx_set_up_phy CVWL368.lib(drv_dsi_rx.o) + 0x00015130 0x00015130 0x0000000e Code RO 1860 i.drv_dsi_rx_shut_down CVWL368.lib(drv_dsi_rx.o) + 0x0001513e 0x0001513e 0x00000014 Code RO 1898 i.drv_dsi_tx_command_header CVWL368.lib(drv_dsi_tx.o) + 0x00015152 0x00015152 0x0000006c Code RO 1899 i.drv_dsi_tx_command_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x000151be 0x000151be 0x00000004 Code RO 1900 i.drv_dsi_tx_command_put_payload CVWL368.lib(drv_dsi_tx.o) + 0x000151c2 0x000151c2 0x00000018 Code RO 1901 i.drv_dsi_tx_config_eotp CVWL368.lib(drv_dsi_tx.o) + 0x000151da 0x000151da 0x00000008 Code RO 1902 i.drv_dsi_tx_config_int CVWL368.lib(drv_dsi_tx.o) + 0x000151e2 0x000151e2 0x00000008 Code RO 1903 i.drv_dsi_tx_dpi_lpcmd_time CVWL368.lib(drv_dsi_tx.o) + 0x000151ea 0x000151ea 0x0000000a Code RO 1904 i.drv_dsi_tx_dpi_mode CVWL368.lib(drv_dsi_tx.o) + 0x000151f4 0x000151f4 0x00000024 Code RO 1905 i.drv_dsi_tx_dpi_polarity CVWL368.lib(drv_dsi_tx.o) + 0x00015218 0x00015218 0x00000004 Code RO 1906 i.drv_dsi_tx_edpi_cmd_size CVWL368.lib(drv_dsi_tx.o) + 0x0001521c 0x0001521c 0x00000004 Code RO 1908 i.drv_dsi_tx_get_cmd_status CVWL368.lib(drv_dsi_tx.o) + 0x00015220 0x00015220 0x00000004 Code RO 1910 i.drv_dsi_tx_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015224 0x00015224 0x00000018 Code RO 1911 i.drv_dsi_tx_phy_clock_lane_auto_lp CVWL368.lib(drv_dsi_tx.o) + 0x0001523c 0x0001523c 0x0000001a Code RO 1912 i.drv_dsi_tx_phy_clock_lane_req_hs CVWL368.lib(drv_dsi_tx.o) + 0x00015256 0x00015256 0x0000000c Code RO 1914 i.drv_dsi_tx_phy_lane_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015262 0x00015262 0x00000064 Code RO 1918 i.drv_dsi_tx_phy_status_ready CVWL368.lib(drv_dsi_tx.o) + 0x000152c6 0x000152c6 0x0000003e Code RO 1919 i.drv_dsi_tx_phy_status_stopstate CVWL368.lib(drv_dsi_tx.o) + 0x00015304 0x00015304 0x0000010c Code RO 1921 i.drv_dsi_tx_phy_test_setup CVWL368.lib(drv_dsi_tx.o) + 0x00015410 0x00015410 0x0000001e Code RO 1922 i.drv_dsi_tx_phy_time_cfg CVWL368.lib(drv_dsi_tx.o) + 0x0001542e 0x0001542e 0x00000008 Code RO 1926 i.drv_dsi_tx_powerup CVWL368.lib(drv_dsi_tx.o) + 0x00015436 0x00015436 0x0000001c Code RO 1927 i.drv_dsi_tx_response_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015452 0x00015452 0x00000018 Code RO 1930 i.drv_dsi_tx_set_bta_ack CVWL368.lib(drv_dsi_tx.o) + 0x0001546a 0x0001546a 0x0000000c Code RO 1931 i.drv_dsi_tx_set_esc_div CVWL368.lib(drv_dsi_tx.o) + 0x00015476 0x00015476 0x00000002 PAD + 0x00015478 0x00015478 0x00000034 Code RO 1932 i.drv_dsi_tx_set_int CVWL368.lib(drv_dsi_tx.o) + 0x000154ac 0x000154ac 0x00000010 Code RO 1933 i.drv_dsi_tx_set_time_out_div CVWL368.lib(drv_dsi_tx.o) + 0x000154bc 0x000154bc 0x00000008 Code RO 1934 i.drv_dsi_tx_set_video_chunk CVWL368.lib(drv_dsi_tx.o) + 0x000154c4 0x000154c4 0x00000022 Code RO 1935 i.drv_dsi_tx_set_video_timing CVWL368.lib(drv_dsi_tx.o) + 0x000154e6 0x000154e6 0x00000008 Code RO 1937 i.drv_dsi_tx_shutdown CVWL368.lib(drv_dsi_tx.o) + 0x000154ee 0x000154ee 0x00000026 Code RO 1938 i.drv_dsi_tx_timeout_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00015514 0x00015514 0x000000aa Code RO 1941 i.drv_dsi_tx_video_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x000155be 0x000155be 0x00000016 Code RO 1942 i.drv_dsi_tx_video_mode_disable_hact_cmd CVWL368.lib(drv_dsi_tx.o) + 0x000155d4 0x000155d4 0x00000018 Code RO 1943 i.drv_dsi_tx_video_mode_set_lp_cmd CVWL368.lib(drv_dsi_tx.o) + 0x000155ec 0x000155ec 0x00000020 Code RO 2605 i.drv_efuse_enter_inactive CVWL368.lib(drv_efuse.o) + 0x0001560c 0x0001560c 0x0000000c Code RO 2608 i.drv_efuse_int_enable CVWL368.lib(drv_efuse.o) + 0x00015618 0x00015618 0x00000032 Code RO 2609 i.drv_efuse_read CVWL368.lib(drv_efuse.o) + 0x0001564a 0x0001564a 0x00000018 Code RO 2610 i.drv_efuse_read_req CVWL368.lib(drv_efuse.o) + 0x00015662 0x00015662 0x00000002 PAD + 0x00015664 0x00015664 0x00000018 Code RO 1398 i.drv_gpio_get_input_data CVWL368.lib(drv_gpio.o) + 0x0001567c 0x0001567c 0x0000000c Code RO 1400 i.drv_gpio_register_ap_reset_callback CVWL368.lib(drv_gpio.o) + 0x00015688 0x00015688 0x00000014 Code RO 1401 i.drv_gpio_register_callback CVWL368.lib(drv_gpio.o) + 0x0001569c 0x0001569c 0x00000044 Code RO 1403 i.drv_gpio_set_int CVWL368.lib(drv_gpio.o) + 0x000156e0 0x000156e0 0x00000020 Code RO 1404 i.drv_gpio_set_ioe CVWL368.lib(drv_gpio.o) + 0x00015700 0x00015700 0x00000010 Code RO 1405 i.drv_gpio_set_mode0 CVWL368.lib(drv_gpio.o) + 0x00015710 0x00015710 0x00000010 Code RO 1406 i.drv_gpio_set_mode1 CVWL368.lib(drv_gpio.o) + 0x00015720 0x00015720 0x00000010 Code RO 1407 i.drv_gpio_set_mode2 CVWL368.lib(drv_gpio.o) + 0x00015730 0x00015730 0x00000010 Code RO 1408 i.drv_gpio_set_mode3 CVWL368.lib(drv_gpio.o) + 0x00015740 0x00015740 0x00000020 Code RO 651 i.drv_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00015760 0x00015760 0x00000130 Code RO 1409 i.drv_gpio_set_pull_state CVWL368.lib(drv_gpio.o) + 0x00015890 0x00015890 0x00000034 Code RO 1441 i.drv_i2c_dma_callback CVWL368.lib(drv_i2c_dma.o) + 0x000158c4 0x000158c4 0x000000ac Code RO 1442 i.drv_i2c_dma_init CVWL368.lib(drv_i2c_dma.o) + 0x00015970 0x00015970 0x0000001a Code RO 1443 i.drv_i2c_enable_rx_dma CVWL368.lib(drv_i2c_dma.o) + 0x0001598a 0x0001598a 0x00000018 Code RO 1444 i.drv_i2c_enable_tx_dma CVWL368.lib(drv_i2c_dma.o) + 0x000159a2 0x000159a2 0x00000002 PAD + 0x000159a4 0x000159a4 0x00000060 Code RO 1468 i.drv_i2c_m_clear_it_pending_bit CVWL368.lib(drv_i2c_master.o) + 0x00015a04 0x00015a04 0x00000010 Code RO 1471 i.drv_i2c_m_enable CVWL368.lib(drv_i2c_master.o) + 0x00015a14 0x00015a14 0x00000038 Code RO 1472 i.drv_i2c_m_enable_intr CVWL368.lib(drv_i2c_master.o) + 0x00015a4c 0x00015a4c 0x0000000c Code RO 1475 i.drv_i2c_m_set_callback CVWL368.lib(drv_i2c_master.o) + 0x00015a58 0x00015a58 0x0000008c Code RO 1479 i.drv_i2c_master_init CVWL368.lib(drv_i2c_master.o) + 0x00015ae4 0x00015ae4 0x0000005c Code RO 1445 i.drv_i2c_master_read_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015b40 0x00015b40 0x0000003c Code RO 1446 i.drv_i2c_master_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015b7c 0x00015b7c 0x0000002e Code RO 1447 i.drv_i2c_master_write_read_cmd CVWL368.lib(drv_i2c_dma.o) + 0x00015baa 0x00015baa 0x00000002 PAD + 0x00015bac 0x00015bac 0x0000005c Code RO 1503 i.drv_i2c_s_clear_it_pending_bit CVWL368.lib(drv_i2c_slave.o) + 0x00015c08 0x00015c08 0x00000034 Code RO 1507 i.drv_i2c_s_enable_intr CVWL368.lib(drv_i2c_slave.o) + 0x00015c3c 0x00015c3c 0x0000001c Code RO 1508 i.drv_i2c_s_get_fifo_status CVWL368.lib(drv_i2c_slave.o) + 0x00015c58 0x00015c58 0x0000000c Code RO 1511 i.drv_i2c_s_set_callback CVWL368.lib(drv_i2c_slave.o) + 0x00015c64 0x00015c64 0x00000020 Code RO 1514 i.drv_i2c_s_write_data CVWL368.lib(drv_i2c_slave.o) + 0x00015c84 0x00015c84 0x00000058 Code RO 1448 i.drv_i2c_set_dma_irq_callback CVWL368.lib(drv_i2c_dma.o) + 0x00015cdc 0x00015cdc 0x00000044 Code RO 1515 i.drv_i2c_slave_init CVWL368.lib(drv_i2c_slave.o) + 0x00015d20 0x00015d20 0x0000001c Code RO 1449 i.drv_i2c_slave_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015d3c 0x00015d3c 0x00000018 Code RO 2010 i.drv_lcdc_config_bypass CVWL368.lib(drv_lcdc.o) + 0x00015d54 0x00015d54 0x00000030 Code RO 2011 i.drv_lcdc_config_ccm CVWL368.lib(drv_lcdc.o) + 0x00015d84 0x00015d84 0x00000016 Code RO 2012 i.drv_lcdc_config_disp_mode CVWL368.lib(drv_lcdc.o) + 0x00015d9a 0x00015d9a 0x00000024 Code RO 2013 i.drv_lcdc_config_dpi_polarity CVWL368.lib(drv_lcdc.o) + 0x00015dbe 0x00015dbe 0x00000026 Code RO 2014 i.drv_lcdc_config_dpi_timing CVWL368.lib(drv_lcdc.o) + 0x00015de4 0x00015de4 0x00000016 Code RO 2015 i.drv_lcdc_config_edpi_mode CVWL368.lib(drv_lcdc.o) + 0x00015dfa 0x00015dfa 0x00000016 Code RO 2016 i.drv_lcdc_config_endianness CVWL368.lib(drv_lcdc.o) + 0x00015e10 0x00015e10 0x0000000c Code RO 2017 i.drv_lcdc_config_input_size CVWL368.lib(drv_lcdc.o) + 0x00015e1c 0x00015e1c 0x0000001e Code RO 2018 i.drv_lcdc_config_int CVWL368.lib(drv_lcdc.o) + 0x00015e3a 0x00015e3a 0x00000022 Code RO 2019 i.drv_lcdc_config_int_single CVWL368.lib(drv_lcdc.o) + 0x00015e5c 0x00015e5c 0x00000022 Code RO 2020 i.drv_lcdc_config_overwrite CVWL368.lib(drv_lcdc.o) + 0x00015e7e 0x00015e7e 0x0000000c Code RO 2021 i.drv_lcdc_config_overwrite_rgb CVWL368.lib(drv_lcdc.o) + 0x00015e8a 0x00015e8a 0x0000001a Code RO 2022 i.drv_lcdc_config_partial_display_area CVWL368.lib(drv_lcdc.o) + 0x00015ea4 0x00015ea4 0x00000022 Code RO 2023 i.drv_lcdc_config_partial_display_enable CVWL368.lib(drv_lcdc.o) + 0x00015ec6 0x00015ec6 0x0000001a Code RO 2025 i.drv_lcdc_config_scale_up_coef CVWL368.lib(drv_lcdc.o) + 0x00015ee0 0x00015ee0 0x0000000c Code RO 2026 i.drv_lcdc_config_scale_up_step CVWL368.lib(drv_lcdc.o) + 0x00015eec 0x00015eec 0x0000004c Code RO 2027 i.drv_lcdc_config_src_parameter CVWL368.lib(drv_lcdc.o) + 0x00015f38 0x00015f38 0x00000006 Code RO 2028 i.drv_lcdc_config_thresh CVWL368.lib(drv_lcdc.o) + 0x00015f3e 0x00015f3e 0x00000012 Code RO 2029 i.drv_lcdc_ctrl_flow CVWL368.lib(drv_lcdc.o) + 0x00015f50 0x00015f50 0x00000020 Code RO 2031 i.drv_lcdc_enable_shadow_reg CVWL368.lib(drv_lcdc.o) + 0x00015f70 0x00015f70 0x00000034 Code RO 2032 i.drv_lcdc_set_int CVWL368.lib(drv_lcdc.o) + 0x00015fa4 0x00015fa4 0x00000014 Code RO 2034 i.drv_lcdc_set_video_hw_mode CVWL368.lib(drv_lcdc.o) + 0x00015fb8 0x00015fb8 0x00000020 Code RO 2035 i.drv_lcdc_start CVWL368.lib(drv_lcdc.o) + 0x00015fd8 0x00015fd8 0x0000000c Code RO 2069 i.drv_memc_clear_status CVWL368.lib(drv_memc.o) + 0x00015fe4 0x00015fe4 0x00000040 Code RO 2070 i.drv_memc_enable_irq CVWL368.lib(drv_memc.o) + 0x00016024 0x00016024 0x0000000c Code RO 2071 i.drv_memc_gen_a_tear_signal CVWL368.lib(drv_memc.o) + 0x00016030 0x00016030 0x00000012 Code RO 2072 i.drv_memc_get_status CVWL368.lib(drv_memc.o) + 0x00016042 0x00016042 0x00000010 Code RO 2073 i.drv_memc_rate_transfer_sel CVWL368.lib(drv_memc.o) + 0x00016052 0x00016052 0x0000000e Code RO 2074 i.drv_memc_sel_vsync CVWL368.lib(drv_memc.o) + 0x00016060 0x00016060 0x00000014 Code RO 2075 i.drv_memc_set_active_height CVWL368.lib(drv_memc.o) + 0x00016074 0x00016074 0x0000000c Code RO 2076 i.drv_memc_set_data_mode CVWL368.lib(drv_memc.o) + 0x00016080 0x00016080 0x00000010 Code RO 2079 i.drv_memc_set_double_buffer CVWL368.lib(drv_memc.o) + 0x00016090 0x00016090 0x00000012 Code RO 2080 i.drv_memc_set_double_buffer_reverse CVWL368.lib(drv_memc.o) + 0x000160a2 0x000160a2 0x00000010 Code RO 2082 i.drv_memc_set_fs_en_conditions CVWL368.lib(drv_memc.o) + 0x000160b2 0x000160b2 0x00000014 Code RO 2083 i.drv_memc_set_inten CVWL368.lib(drv_memc.o) + 0x000160c6 0x000160c6 0x00000002 PAD + 0x000160c8 0x000160c8 0x00000018 Code RO 2084 i.drv_memc_set_lcdc_st_conditions CVWL368.lib(drv_memc.o) + 0x000160e0 0x000160e0 0x0000001a Code RO 2085 i.drv_memc_set_ltpo_mode CVWL368.lib(drv_memc.o) + 0x000160fa 0x000160fa 0x0000000e Code RO 2089 i.drv_memc_set_tear_mode CVWL368.lib(drv_memc.o) + 0x00016108 0x00016108 0x00000028 Code RO 2090 i.drv_memc_set_tear_waveform CVWL368.lib(drv_memc.o) + 0x00016130 0x00016130 0x0000000e Code RO 2092 i.drv_memc_set_vidc_sync_cnt CVWL368.lib(drv_memc.o) + 0x0001613e 0x0001613e 0x00000002 PAD + 0x00016140 0x00016140 0x00000008 Code RO 1537 i.drv_param_init_get_ccm CVWL368.lib(drv_param_init.o) + 0x00016148 0x00016148 0x00000014 Code RO 1538 i.drv_param_init_get_scld_filter_h CVWL368.lib(drv_param_init.o) + 0x0001615c 0x0001615c 0x00000014 Code RO 1539 i.drv_param_init_get_scld_filter_v CVWL368.lib(drv_param_init.o) + 0x00016170 0x00016170 0x00000008 Code RO 1540 i.drv_param_init_get_sclu_filter CVWL368.lib(drv_param_init.o) + 0x00016178 0x00016178 0x00000014 Code RO 1541 i.drv_param_init_set_ccm CVWL368.lib(drv_param_init.o) + 0x0001618c 0x0001618c 0x00000024 Code RO 1544 i.drv_param_p2r_filter_init CVWL368.lib(drv_param_init.o) + 0x000161b0 0x000161b0 0x00000010 Code RO 2341 i.drv_phy_enable_calibration CVWL368.lib(drv_phy_common.o) + 0x000161c0 0x000161c0 0x0000003c Code RO 2342 i.drv_phy_get_calibration CVWL368.lib(drv_phy_common.o) + 0x000161fc 0x000161fc 0x00000060 Code RO 2343 i.drv_phy_get_pll_para CVWL368.lib(drv_phy_common.o) + 0x0001625c 0x0001625c 0x00000054 Code RO 2344 i.drv_phy_get_rate_para CVWL368.lib(drv_phy_common.o) + 0x000162b0 0x000162b0 0x00000010 Code RO 2345 i.drv_phy_test_clear CVWL368.lib(drv_phy_common.o) + 0x000162c0 0x000162c0 0x00000018 Code RO 2346 i.drv_phy_test_lock CVWL368.lib(drv_phy_common.o) + 0x000162d8 0x000162d8 0x00000020 Code RO 2348 i.drv_phy_test_write_1_byte CVWL368.lib(drv_phy_common.o) + 0x000162f8 0x000162f8 0x00000026 Code RO 2349 i.drv_phy_test_write_2_byte CVWL368.lib(drv_phy_common.o) + 0x0001631e 0x0001631e 0x0000001e Code RO 2350 i.drv_phy_test_write_code CVWL368.lib(drv_phy_common.o) + 0x0001633c 0x0001633c 0x00000020 Code RO 2351 i.drv_phy_test_write_data CVWL368.lib(drv_phy_common.o) + 0x0001635c 0x0001635c 0x00000020 Code RO 1569 i.drv_pwm_out_enable CVWL368.lib(drv_pwm.o) + 0x0001637c 0x0001637c 0x0000000c Code RO 1572 i.drv_pwm_out_set_control CVWL368.lib(drv_pwm.o) + 0x00016388 0x00016388 0x0000000c Code RO 1573 i.drv_pwm_out_set_period CVWL368.lib(drv_pwm.o) + 0x00016394 0x00016394 0x0000000c Code RO 1575 i.drv_pwm_out_set_threshold CVWL368.lib(drv_pwm.o) + 0x000163a0 0x000163a0 0x00000020 Code RO 1599 i.drv_pwr_set_cp_mode CVWL368.lib(drv_pwr.o) + 0x000163c0 0x000163c0 0x00000018 Code RO 1600 i.drv_pwr_set_pvd_mode CVWL368.lib(drv_pwr.o) + 0x000163d8 0x000163d8 0x00000038 Code RO 1601 i.drv_pwr_set_system_clk_src CVWL368.lib(drv_pwr.o) + 0x00016410 0x00016410 0x0000000c Code RO 1861 i.drv_rx_phy_test_clear CVWL368.lib(drv_dsi_rx.o) + 0x0001641c 0x0001641c 0x00000010 Code RO 1862 i.drv_rx_phy_test_lock CVWL368.lib(drv_dsi_rx.o) + 0x0001642c 0x0001642c 0x00000014 Code RO 1864 i.drv_rx_phy_test_write_1_byte CVWL368.lib(drv_dsi_rx.o) + 0x00016440 0x00016440 0x00000016 Code RO 1865 i.drv_rx_phy_test_write_2_byte CVWL368.lib(drv_dsi_rx.o) + 0x00016456 0x00016456 0x0000000a Code RO 2128 i.drv_rxbr_clear_pkt_buffer CVWL368.lib(drv_rxbr.o) + 0x00016460 0x00016460 0x00000004 Code RO 2129 i.drv_rxbr_clear_status0 CVWL368.lib(drv_rxbr.o) + 0x00016464 0x00016464 0x0000005a Code RO 2131 i.drv_rxbr_enable_irq CVWL368.lib(drv_rxbr.o) + 0x000164be 0x000164be 0x00000002 PAD + 0x000164c0 0x000164c0 0x00000014 Code RO 2132 i.drv_rxbr_frame_drop_cfg CVWL368.lib(drv_rxbr.o) + 0x000164d4 0x000164d4 0x0000003c Code RO 2133 i.drv_rxbr_get_clk CVWL368.lib(drv_rxbr.o) + 0x00016510 0x00016510 0x00000004 Code RO 2134 i.drv_rxbr_get_col_addr CVWL368.lib(drv_rxbr.o) + 0x00016514 0x00016514 0x00000012 Code RO 1759 i.drv_rxbr_get_int_source CVWL368.lib(hal_internal_vsync.o) + 0x00016526 0x00016526 0x00000004 Code RO 2137 i.drv_rxbr_get_page_addr CVWL368.lib(drv_rxbr.o) + 0x0001652a 0x0001652a 0x00000012 Code RO 1760 i.drv_rxbr_get_status0 CVWL368.lib(hal_internal_vsync.o) + 0x0001653c 0x0001653c 0x0000000c Code RO 2139 i.drv_rxbr_hline_rcv0_cfg CVWL368.lib(drv_rxbr.o) + 0x00016548 0x00016548 0x00000008 Code RO 2140 i.drv_rxbr_hline_rcv_cfg CVWL368.lib(drv_rxbr.o) + 0x00016550 0x00016550 0x0000000c Code RO 2141 i.drv_rxbr_register_irq0_callback CVWL368.lib(drv_rxbr.o) + 0x0001655c 0x0001655c 0x0000000c Code RO 2142 i.drv_rxbr_register_irq1_callback CVWL368.lib(drv_rxbr.o) + 0x00016568 0x00016568 0x00000014 Code RO 2143 i.drv_rxbr_set_ack_pkt_header CVWL368.lib(drv_rxbr.o) + 0x0001657c 0x0001657c 0x000000cc Code RO 2144 i.drv_rxbr_set_cmd_filter CVWL368.lib(drv_rxbr.o) + 0x00016648 0x00016648 0x00000014 Code RO 2146 i.drv_rxbr_set_color_format CVWL368.lib(drv_rxbr.o) + 0x0001665c 0x0001665c 0x00000014 Code RO 2148 i.drv_rxbr_set_inten CVWL368.lib(drv_rxbr.o) + 0x00016670 0x00016670 0x00000010 Code RO 2149 i.drv_rxbr_set_ltpo_drop_th CVWL368.lib(drv_rxbr.o) + 0x00016680 0x00016680 0x00000026 Code RO 2151 i.drv_rxbr_set_usr_cfg CVWL368.lib(drv_rxbr.o) + 0x000166a6 0x000166a6 0x00000008 Code RO 2152 i.drv_rxbr_set_usr_col CVWL368.lib(drv_rxbr.o) + 0x000166ae 0x000166ae 0x00000008 Code RO 2153 i.drv_rxbr_set_usr_row CVWL368.lib(drv_rxbr.o) + 0x000166b6 0x000166b6 0x00000002 PAD + 0x000166b8 0x000166b8 0x00000020 Code RO 1645 i.drv_spi_m_read_data CVWL368.lib(drv_spi_master.o) + 0x000166d8 0x000166d8 0x0000001c Code RO 1670 i.drv_swire_enable CVWL368.lib(drv_swire.o) + 0x000166f4 0x000166f4 0x00000048 Code RO 1673 i.drv_swire_set_int CVWL368.lib(drv_swire.o) + 0x0001673c 0x0001673c 0x0000001c Code RO 1674 i.drv_swire_set_power_down CVWL368.lib(drv_swire.o) + 0x00016758 0x00016758 0x0000000c Code RO 1689 i.drv_sys_cfg_clear_all_int CVWL368.lib(drv_sys_cfg.o) + 0x00016764 0x00016764 0x00000028 Code RO 1690 i.drv_sys_cfg_clear_pending CVWL368.lib(drv_sys_cfg.o) + 0x0001678c 0x0001678c 0x00000018 Code RO 1693 i.drv_sys_cfg_sel_ap_rst_lvl_trig CVWL368.lib(drv_sys_cfg.o) + 0x000167a4 0x000167a4 0x0000001c Code RO 1694 i.drv_sys_cfg_sel_ap_rst_trig CVWL368.lib(drv_sys_cfg.o) + 0x000167c0 0x000167c0 0x00000024 Code RO 1695 i.drv_sys_cfg_sel_gpio_group CVWL368.lib(drv_sys_cfg.o) + 0x000167e4 0x000167e4 0x00000024 Code RO 1696 i.drv_sys_cfg_sel_int_trig CVWL368.lib(drv_sys_cfg.o) + 0x00016808 0x00016808 0x00000010 Code RO 1698 i.drv_sys_cfg_set_dma_rx_req CVWL368.lib(drv_sys_cfg.o) + 0x00016818 0x00016818 0x00000010 Code RO 1699 i.drv_sys_cfg_set_dma_tx_req CVWL368.lib(drv_sys_cfg.o) + 0x00016828 0x00016828 0x00000024 Code RO 1700 i.drv_sys_cfg_set_int CVWL368.lib(drv_sys_cfg.o) + 0x0001684c 0x0001684c 0x0000001a Code RO 1723 i.drv_timer_clear_status_flags CVWL368.lib(drv_timer.o) + 0x00016866 0x00016866 0x00000020 Code RO 1724 i.drv_timer_enable CVWL368.lib(drv_timer.o) + 0x00016886 0x00016886 0x00000002 PAD + 0x00016888 0x00016888 0x00000010 Code RO 1725 i.drv_timer_get_instance CVWL368.lib(drv_timer.o) + 0x00016898 0x00016898 0x00000010 Code RO 1726 i.drv_timer_get_prescaler CVWL368.lib(drv_timer.o) + 0x000168a8 0x000168a8 0x0000003c Code RO 1728 i.drv_timer_handle_interrupt CVWL368.lib(drv_timer.o) + 0x000168e4 0x000168e4 0x00000014 Code RO 1729 i.drv_timer_register_callback CVWL368.lib(drv_timer.o) + 0x000168f8 0x000168f8 0x00000010 Code RO 1730 i.drv_timer_set_compare_val CVWL368.lib(drv_timer.o) + 0x00016908 0x00016908 0x00000048 Code RO 1731 i.drv_timer_set_int CVWL368.lib(drv_timer.o) + 0x00016950 0x00016950 0x00000028 Code RO 1732 i.drv_timer_set_prescaler CVWL368.lib(drv_timer.o) + 0x00016978 0x00016978 0x00000010 Code RO 1733 i.drv_timer_set_repeat CVWL368.lib(drv_timer.o) + 0x00016988 0x00016988 0x0000000a Code RO 1944 i.drv_tx_phy_test_clear CVWL368.lib(drv_dsi_tx.o) + 0x00016992 0x00016992 0x0000001c Code RO 1945 i.drv_tx_phy_test_enter CVWL368.lib(drv_dsi_tx.o) + 0x000169ae 0x000169ae 0x0000001c Code RO 1946 i.drv_tx_phy_test_exit CVWL368.lib(drv_dsi_tx.o) + 0x000169ca 0x000169ca 0x00000012 Code RO 1948 i.drv_tx_phy_test_write_1_byte CVWL368.lib(drv_dsi_tx.o) + 0x000169dc 0x000169dc 0x00000014 Code RO 1949 i.drv_tx_phy_test_write_2_byte CVWL368.lib(drv_dsi_tx.o) + 0x000169f0 0x000169f0 0x00000010 Code RO 1950 i.drv_tx_phy_test_write_code CVWL368.lib(drv_dsi_tx.o) + 0x00016a00 0x00016a00 0x00000008 Code RO 2192 i.drv_vidc_clear_irq CVWL368.lib(drv_vidc.o) + 0x00016a08 0x00016a08 0x00000018 Code RO 2196 i.drv_vidc_enable CVWL368.lib(drv_vidc.o) + 0x00016a20 0x00016a20 0x00000040 Code RO 2197 i.drv_vidc_enable_irq CVWL368.lib(drv_vidc.o) + 0x00016a60 0x00016a60 0x00000012 Code RO 2199 i.drv_vidc_get_irq_status CVWL368.lib(drv_vidc.o) + 0x00016a72 0x00016a72 0x00000002 PAD + 0x00016a74 0x00016a74 0x00000028 Code RO 2203 i.drv_vidc_init_module_enable CVWL368.lib(drv_vidc.o) + 0x00016a9c 0x00016a9c 0x0000000c Code RO 2204 i.drv_vidc_register_callback CVWL368.lib(drv_vidc.o) + 0x00016aa8 0x00016aa8 0x00000006 Code RO 2205 i.drv_vidc_reset CVWL368.lib(drv_vidc.o) + 0x00016aae 0x00016aae 0x0000003c Code RO 2207 i.drv_vidc_set_dst_parameter CVWL368.lib(drv_vidc.o) + 0x00016aea 0x00016aea 0x00000014 Code RO 2211 i.drv_vidc_set_irqen CVWL368.lib(drv_vidc.o) + 0x00016afe 0x00016afe 0x00000010 Code RO 2212 i.drv_vidc_set_mirror CVWL368.lib(drv_vidc.o) + 0x00016b0e 0x00016b0e 0x00000008 Code RO 2215 i.drv_vidc_set_p2r_hcoef0 CVWL368.lib(drv_vidc.o) + 0x00016b16 0x00016b16 0x00000026 Code RO 2216 i.drv_vidc_set_p2r_hinitb CVWL368.lib(drv_vidc.o) + 0x00016b3c 0x00016b3c 0x00000026 Code RO 2217 i.drv_vidc_set_p2r_hinitr CVWL368.lib(drv_vidc.o) + 0x00016b62 0x00016b62 0x00000002 PAD + 0x00016b64 0x00016b64 0x00000018 Code RO 2218 i.drv_vidc_set_pentile_swap CVWL368.lib(drv_vidc.o) + 0x00016b7c 0x00016b7c 0x0000000a Code RO 2219 i.drv_vidc_set_pu_ctrl CVWL368.lib(drv_vidc.o) + 0x00016b86 0x00016b86 0x00000010 Code RO 2220 i.drv_vidc_set_rotation CVWL368.lib(drv_vidc.o) + 0x00016b96 0x00016b96 0x0000000a Code RO 2221 i.drv_vidc_set_scld_hcoef0 CVWL368.lib(drv_vidc.o) + 0x00016ba0 0x00016ba0 0x0000000a Code RO 2222 i.drv_vidc_set_scld_hcoef1 CVWL368.lib(drv_vidc.o) + 0x00016baa 0x00016baa 0x00000012 Code RO 2223 i.drv_vidc_set_scld_step CVWL368.lib(drv_vidc.o) + 0x00016bbc 0x00016bbc 0x0000000a Code RO 2224 i.drv_vidc_set_scld_vcoef0 CVWL368.lib(drv_vidc.o) + 0x00016bc6 0x00016bc6 0x0000000a Code RO 2225 i.drv_vidc_set_scld_vcoef1 CVWL368.lib(drv_vidc.o) + 0x00016bd0 0x00016bd0 0x00000016 Code RO 2226 i.drv_vidc_set_src_parameter CVWL368.lib(drv_vidc.o) + 0x00016be6 0x00016be6 0x00000002 PAD + 0x00016be8 0x00016be8 0x00000010 Code RO 2580 i.drv_wdg_clear_counter CVWL368.lib(drv_wdg.o) + 0x00016bf8 0x00016bf8 0x00000010 Code RO 2581 i.drv_wdg_clear_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016c08 0x00016c08 0x00000010 Code RO 2584 i.drv_wdg_read_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016c18 0x00016c18 0x00000034 Code RO 2587 i.drv_wdg_set_int CVWL368.lib(drv_wdg.o) + 0x00016c4c 0x00016c4c 0x0000000a Code RO 1310 i.fls_clr_interrupt_flag CVWL368.lib(drv_fls.o) + 0x00016c56 0x00016c56 0x00000014 Code RO 895 i.fputc CVWL368.lib(tau_log.o) + 0x00016c6a 0x00016c6a 0x00000002 PAD + 0x00016c6c 0x00016c6c 0x00000030 Code RO 470 i.hal_dsi_rx_ctrl_create_handle CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016c9c 0x00016c9c 0x0000009c Code RO 472 i.hal_dsi_rx_ctrl_deinit CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016d38 0x00016d38 0x00000084 Code RO 474 i.hal_dsi_rx_ctrl_dsc_async_handler CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016dbc 0x00016dbc 0x00000028 Code RO 476 i.hal_dsi_rx_ctrl_gen_a_tear_signal CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016de4 0x00016de4 0x00000028 Code RO 478 i.hal_dsi_rx_ctrl_get_max_ret_size CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016e0c 0x00016e0c 0x00000060 Code RO 480 i.hal_dsi_rx_ctrl_init CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016e6c 0x00016e6c 0x00000130 Code RO 481 i.hal_dsi_rx_ctrl_init_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016f9c 0x00016f9c 0x000000d4 Code RO 482 i.hal_dsi_rx_ctrl_init_dsi_rx CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017070 0x00017070 0x0000013c Code RO 483 i.hal_dsi_rx_ctrl_init_memc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000171ac 0x000171ac 0x00000130 Code RO 484 i.hal_dsi_rx_ctrl_init_rxbr CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000172dc 0x000172dc 0x0000022c Code RO 485 i.hal_dsi_rx_ctrl_init_vidc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017508 0x00017508 0x0000001c Code RO 486 i.hal_dsi_rx_ctrl_pre_init_pps CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017524 0x00017524 0x000000f0 Code RO 489 i.hal_dsi_rx_ctrl_send_ack_cmd CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017614 0x00017614 0x0000002c Code RO 491 i.hal_dsi_rx_ctrl_set_cus_esc_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017640 0x00017640 0x00000034 Code RO 493 i.hal_dsi_rx_ctrl_set_cus_sync_line CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017674 0x00017674 0x00000034 Code RO 496 i.hal_dsi_rx_ctrl_set_hw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000176a8 0x000176a8 0x00000038 Code RO 497 i.hal_dsi_rx_ctrl_set_ipi_cfg CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000176e0 0x000176e0 0x00000072 Code RO 501 i.hal_dsi_rx_ctrl_set_rxbr_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017752 0x00017752 0x00000002 PAD + 0x00017754 0x00017754 0x00000034 Code RO 502 i.hal_dsi_rx_ctrl_set_sw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017788 0x00017788 0x0000003c Code RO 505 i.hal_dsi_rx_ctrl_start CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000177c4 0x000177c4 0x0000003c Code RO 506 i.hal_dsi_rx_ctrl_stop CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017800 0x00017800 0x00000020 Code RO 508 i.hal_dsi_rx_ctrl_toggle_resolution CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017820 0x00017820 0x00000190 Code RO 559 i.hal_dsi_tx_calc_video_chunks CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000179b0 0x000179b0 0x00000034 Code RO 560 i.hal_dsi_tx_config_params_for_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000179e4 0x000179e4 0x000004d0 Code RO 561 i.hal_dsi_tx_count_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017eb4 0x00017eb4 0x0000002c Code RO 563 i.hal_dsi_tx_ctrl_create_handle CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017ee0 0x00017ee0 0x00000048 Code RO 564 i.hal_dsi_tx_ctrl_deinit CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f28 0x00017f28 0x0000004c Code RO 565 i.hal_dsi_tx_ctrl_enter_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f74 0x00017f74 0x00000028 Code RO 567 i.hal_dsi_tx_ctrl_exit_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f9c 0x00017f9c 0x000000c4 Code RO 569 i.hal_dsi_tx_ctrl_init CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018060 0x00018060 0x00000024 Code RO 570 i.hal_dsi_tx_ctrl_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018084 0x00018084 0x0000000c Code RO 571 i.hal_dsi_tx_ctrl_panel_reset_pin CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018090 0x00018090 0x00000020 Code RO 574 i.hal_dsi_tx_ctrl_set_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180b0 0x000180b0 0x00000014 Code RO 580 i.hal_dsi_tx_ctrl_set_overwrite_rgb CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180c4 0x000180c4 0x00000010 Code RO 581 i.hal_dsi_tx_ctrl_set_partial_disp CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180d4 0x000180d4 0x00000024 Code RO 582 i.hal_dsi_tx_ctrl_set_partial_disp_area CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180f8 0x000180f8 0x0000006c Code RO 584 i.hal_dsi_tx_ctrl_start CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018164 0x00018164 0x00000044 Code RO 585 i.hal_dsi_tx_ctrl_stop CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000181a8 0x000181a8 0x000000d8 Code RO 586 i.hal_dsi_tx_ctrl_write_array_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018280 0x00018280 0x000000b0 Code RO 587 i.hal_dsi_tx_ctrl_write_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018330 0x00018330 0x00000044 Code RO 588 i.hal_dsi_tx_init_data_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018374 0x00018374 0x00000030 Code RO 589 i.hal_dsi_tx_init_dpi_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000183a4 0x000183a4 0x00000020 Code RO 590 i.hal_dsi_tx_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000183c4 0x000183c4 0x00000020 Code RO 591 i.hal_dsi_tx_init_phy_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000183e4 0x000183e4 0x00000094 Code RO 592 i.hal_dsi_tx_init_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018478 0x00018478 0x00000058 Code RO 593 i.hal_dsi_tx_init_video_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000184d0 0x000184d0 0x00000044 Code RO 594 i.hal_dsi_tx_send_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018514 0x00018514 0x00000018 Code RO 652 i.hal_gpio_ctrl_eint CVWL368.lib(hal_gpio.o) + 0x0001852c 0x0001852c 0x00000012 Code RO 653 i.hal_gpio_get_input_data CVWL368.lib(hal_gpio.o) + 0x0001853e 0x0001853e 0x00000002 PAD + 0x00018540 0x00018540 0x00000040 Code RO 656 i.hal_gpio_init_eint CVWL368.lib(hal_gpio.o) + 0x00018580 0x00018580 0x00000020 Code RO 657 i.hal_gpio_init_input CVWL368.lib(hal_gpio.o) + 0x000185a0 0x000185a0 0x00000028 Code RO 658 i.hal_gpio_init_output CVWL368.lib(hal_gpio.o) + 0x000185c8 0x000185c8 0x00000018 Code RO 659 i.hal_gpio_reg_eint_cb CVWL368.lib(hal_gpio.o) + 0x000185e0 0x000185e0 0x00000050 Code RO 660 i.hal_gpio_set_ap_reset_int CVWL368.lib(hal_gpio.o) + 0x00018630 0x00018630 0x00000060 Code RO 662 i.hal_gpio_set_mode CVWL368.lib(hal_gpio.o) + 0x00018690 0x00018690 0x00000008 Code RO 663 i.hal_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00018698 0x00018698 0x00000020 Code RO 665 i.hal_gpio_set_pull_state CVWL368.lib(hal_gpio.o) + 0x000186b8 0x000186b8 0x0000006c Code RO 691 i.hal_i2c_m_dma_init CVWL368.lib(hal_i2c_master.o) + 0x00018724 0x00018724 0x00000020 Code RO 692 i.hal_i2c_m_dma_read CVWL368.lib(hal_i2c_master.o) + 0x00018744 0x00018744 0x0000001c Code RO 693 i.hal_i2c_m_dma_write CVWL368.lib(hal_i2c_master.o) + 0x00018760 0x00018760 0x0000000c Code RO 695 i.hal_i2c_m_transfer_complate CVWL368.lib(hal_i2c_master.o) + 0x0001876c 0x0001876c 0x00000020 Code RO 696 i.hal_i2c_master_irq_callback CVWL368.lib(hal_i2c_master.o) + 0x0001878c 0x0001878c 0x00000010 Code RO 710 i.hal_i2c_s_dma_user_callback CVWL368.lib(hal_i2c_slave.o) + 0x0001879c 0x0001879c 0x00000038 Code RO 711 i.hal_i2c_s_dma_write CVWL368.lib(hal_i2c_slave.o) + 0x000187d4 0x000187d4 0x0000006c Code RO 713 i.hal_i2c_s_init CVWL368.lib(hal_i2c_slave.o) + 0x00018840 0x00018840 0x00000014 Code RO 714 i.hal_i2c_s_nonblocking_read CVWL368.lib(hal_i2c_slave.o) + 0x00018854 0x00018854 0x0000000c Code RO 721 i.hal_i2c_s_set_transfer CVWL368.lib(hal_i2c_slave.o) + 0x00018860 0x00018860 0x0000014c Code RO 724 i.hal_i2c_slave_irq_callback CVWL368.lib(hal_i2c_slave.o) + 0x000189ac 0x000189ac 0x000000e4 Code RO 1762 i.hal_internal_init_memc CVWL368.lib(hal_internal_vsync.o) + 0x00018a90 0x00018a90 0x00000010 Code RO 1763 i.hal_internal_sync_get_fb_setting CVWL368.lib(hal_internal_vsync.o) + 0x00018aa0 0x00018aa0 0x00000214 Code RO 1764 i.hal_internal_sync_input_resolution_change CVWL368.lib(hal_internal_vsync.o) + 0x00018cb4 0x00018cb4 0x0000001c Code RO 1766 i.hal_internal_vsync_deinit CVWL368.lib(hal_internal_vsync.o) + 0x00018cd0 0x00018cd0 0x0000000c Code RO 1767 i.hal_internal_vsync_get_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018cdc 0x00018cdc 0x00000018 Code RO 1768 i.hal_internal_vsync_get_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018cf4 0x00018cf4 0x0000000c Code RO 1769 i.hal_internal_vsync_get_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018d00 0x00018d00 0x000000fc Code RO 1770 i.hal_internal_vsync_init_rx CVWL368.lib(hal_internal_vsync.o) + 0x00018dfc 0x00018dfc 0x000000b0 Code RO 1771 i.hal_internal_vsync_init_tx CVWL368.lib(hal_internal_vsync.o) + 0x00018eac 0x00018eac 0x0000011c Code RO 1772 i.hal_internal_vsync_set_auto_hw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00018fc8 0x00018fc8 0x00000014 Code RO 1774 i.hal_internal_vsync_set_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018fdc 0x00018fdc 0x0000001c Code RO 1775 i.hal_internal_vsync_set_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018ff8 0x00018ff8 0x00000048 Code RO 1776 i.hal_internal_vsync_set_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00019040 0x00019040 0x00000040 Code RO 1777 i.hal_internal_vsync_set_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00019080 0x00019080 0x00000024 Code RO 595 i.hal_lcdc_config_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190a4 0x000190a4 0x00000048 Code RO 596 i.hal_lcdc_config_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190ec 0x000190ec 0x00000014 Code RO 597 i.hal_lcdc_config_rgb_to_pentile CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019100 0x00019100 0x00000164 Code RO 598 i.hal_lcdc_config_upscaler CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019264 0x00019264 0x00000040 Code RO 599 i.hal_lcdc_init_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000192a4 0x000192a4 0x00000180 Code RO 600 i.hal_lcdc_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019424 0x00019424 0x00000040 Code RO 601 i.hal_lcdc_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019464 0x00019464 0x00000068 Code RO 757 i.hal_pwm_out_config_all CVWL368.lib(hal_pwm.o) + 0x000194cc 0x000194cc 0x0000000c Code RO 759 i.hal_pwm_out_init CVWL368.lib(hal_pwm.o) + 0x000194d8 0x000194d8 0x0000000e Code RO 793 i.hal_spi_m_clear_rxfifo CVWL368.lib(hal_spi_master.o) + 0x000194e6 0x000194e6 0x00000012 Code RO 817 i.hal_swire_deinit CVWL368.lib(hal_swire.o) + 0x000194f8 0x000194f8 0x00000016 Code RO 819 i.hal_swire_open CVWL368.lib(hal_swire.o) + 0x0001950e 0x0001950e 0x00000008 Code RO 833 i.hal_system_enable_systick CVWL368.lib(hal_system.o) + 0x00019516 0x00019516 0x00000002 PAD + 0x00019518 0x00019518 0x00000088 Code RO 838 i.hal_system_init CVWL368.lib(hal_system.o) + 0x000195a0 0x000195a0 0x0000001c Code RO 839 i.hal_system_init_console CVWL368.lib(hal_system.o) + 0x000195bc 0x000195bc 0x00000008 Code RO 842 i.hal_system_set_phy_calibration CVWL368.lib(hal_system.o) + 0x000195c4 0x000195c4 0x00000008 Code RO 843 i.hal_system_set_pvd CVWL368.lib(hal_system.o) + 0x000195cc 0x000195cc 0x00000008 Code RO 844 i.hal_system_set_vcc CVWL368.lib(hal_system.o) + 0x000195d4 0x000195d4 0x0000002e Code RO 867 i.hal_timer_deinit CVWL368.lib(hal_timer.o) + 0x00019602 0x00019602 0x0000001a Code RO 869 i.hal_timer_init CVWL368.lib(hal_timer.o) + 0x0001961c 0x0001961c 0x00000048 Code RO 871 i.hal_timer_start CVWL368.lib(hal_timer.o) + 0x00019664 0x00019664 0x00000028 Code RO 873 i.hal_timer_stop CVWL368.lib(hal_timer.o) + 0x0001968c 0x0001968c 0x0000008c Code RO 1038 i.hal_uart_init CVWL368.lib(hal_uart.o) + 0x00019718 0x00019718 0x00000010 Code RO 1041 i.hal_uart_transmit_blocking CVWL368.lib(hal_uart.o) + 0x00019728 0x00019728 0x00000110 Code RO 2302 i.handle_init CVWL368.lib(irq_redirect .o) + 0x00019838 0x00019838 0x000000d4 Code RO 114 i.init_mipi_tx ap_demo.o + 0x0001990c 0x0001990c 0x00000060 Code RO 115 i.init_panel ap_demo.o + 0x0001996c 0x0001996c 0x00000010 Code RO 3 i.main main.o + 0x0001997c 0x0001997c 0x0000010c Code RO 116 i.open_mipi_rx ap_demo.o + 0x00019a88 0x00019a88 0x00000090 Code RO 117 i.pps_update_handle ap_demo.o + 0x00019b18 0x00019b18 0x000003f4 Code RO 1778 i.rx_get_dcs_packet_data CVWL368.lib(hal_internal_vsync.o) + 0x00019f0c 0x00019f0c 0x00000164 Code RO 1779 i.rx_partial_update CVWL368.lib(hal_internal_vsync.o) + 0x0001a070 0x0001a070 0x0000008c Code RO 1780 i.rx_receive_packet CVWL368.lib(hal_internal_vsync.o) + 0x0001a0fc 0x0001a0fc 0x00000180 Code RO 1781 i.rx_receive_pps CVWL368.lib(hal_internal_vsync.o) + 0x0001a27c 0x0001a27c 0x000000a4 Code RO 1782 i.rxbr_irq0_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a320 0x0001a320 0x00000170 Code RO 1783 i.rxbr_irq1_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a490 0x0001a490 0x0000003a Code RO 118 i.send_panel_init_code ap_demo.o + 0x0001a4ca 0x0001a4ca 0x00000002 PAD + 0x0001a4cc 0x0001a4cc 0x0000008c Code RO 1784 i.soft_gen_te CVWL368.lib(hal_internal_vsync.o) + 0x0001a558 0x0001a558 0x00000038 Code RO 119 i.soft_te_timer_cb ap_demo.o + 0x0001a590 0x0001a590 0x00000060 Code RO 120 i.soft_te_timer_init ap_demo.o + 0x0001a5f0 0x0001a5f0 0x0000003c Code RO 121 i.soft_timer3_cb ap_demo.o + 0x0001a62c 0x0001a62c 0x00000048 Code RO 2629 i.sqrt m_ps.l(sqrt.o) + 0x0001a674 0x0001a674 0x000006d8 Code RO 122 i.translate_data ap_demo.o + 0x0001ad4c 0x0001ad4c 0x00000020 Code RO 123 i.tx_display_on ap_demo.o + 0x0001ad6c 0x0001ad6c 0x00000028 Code RO 124 i.tx_panel_reset ap_demo.o + 0x0001ad94 0x0001ad94 0x000000e8 Code RO 1785 i.vidc_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001ae7c 0x0001ae7c 0x000000d0 Code RO 1786 i.vpre_err_reset CVWL368.lib(hal_internal_vsync.o) + 0x0001af4c 0x0001af4c 0x0000019c Code RO 1787 i.vsync_set_te_mode CVWL368.lib(hal_internal_vsync.o) + 0x0001b0e8 0x0001b0e8 0x000024b4 Data RO 125 .constdata ap_demo.o + 0x0001d59c 0x0001d59c 0x000000d2 Data RO 668 .constdata CVWL368.lib(hal_gpio.o) + 0x0001d66e 0x0001d66e 0x00001fde Data RO 907 .constdata CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x0001f64c 0x0001f64c 0x00000001 Data RO 922 .constdata CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x0001f64d 0x0001f64d 0x00000003 PAD + 0x0001f650 0x0001f650 0x00000008 Data RO 1545 .constdata CVWL368.lib(drv_param_init.o) + 0x0001f658 0x0001f658 0x00000186 Data RO 2352 .constdata CVWL368.lib(drv_phy_common.o) + 0x0001f7de 0x0001f7de 0x00000002 PAD + 0x0001f7e0 0x0001f7e0 0x00000048 Data RO 510 .conststring CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001f828 0x0001f828 0x00000134 Data RO 1789 .conststring CVWL368.lib(hal_internal_vsync.o) + 0x0001f95c 0x0001f95c 0x00000030 Data RO 2991 Region$$Table anon$$obj.o + + + Execution Region RW_RAM1 (Exec base: 0x00070000, Load base: 0x0001f98c, Size: 0x00000000, Max: 0x000000f0, ABSOLUTE) + + **** No section assigned to this execution region **** + + + Execution Region RW_RAM2 (Exec base: 0x00070100, Load base: 0x0001f98c, Size: 0x000000c0, Max: 0x000000d0, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00070100 - 0x000000c0 Zero RW 2303 .ARM.__AT_0x00070100 CVWL368.lib(irq_redirect .o) + + + Execution Region RW_RAM3 (Exec base: 0x000701d0, Load base: 0x0001f98c, Size: 0x00003700, Max: 0x00007e30, ABSOLUTE, COMPRESSED[0x000003f4]) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x000701d0 COMPRESSED 0x00000038 Data RW 126 .data ap_demo.o + 0x00070208 COMPRESSED 0x00000049 Data RW 311 .data app_tp_transfer.o + 0x00070251 COMPRESSED 0x00000003 PAD + 0x00070254 COMPRESSED 0x00000008 Data RW 511 .data CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0007025c COMPRESSED 0x00000001 Data RW 603 .data CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0007025d COMPRESSED 0x00000001 Data RW 697 .data CVWL368.lib(hal_i2c_master.o) + 0x0007025e COMPRESSED 0x00000002 PAD + 0x00070260 COMPRESSED 0x0000001c Data RW 725 .data CVWL368.lib(hal_i2c_slave.o) + 0x0007027c COMPRESSED 0x000000e6 Data RW 923 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070362 COMPRESSED 0x00000001 Data RW 926 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070363 COMPRESSED 0x00000001 Data RW 927 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070364 COMPRESSED 0x00000001 Data RW 932 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070365 COMPRESSED 0x00000003 Data RW 933 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x00070368 COMPRESSED 0x00000005 Data RW 934 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x0007036d COMPRESSED 0x00000003 PAD + 0x00070370 COMPRESSED 0x00000030 Data RW 944 .data CVWL368_NOTE10_TP.lib(app_tp_for_custom_s8.o) + 0x000703a0 COMPRESSED 0x00000012 Data RW 1095 .data CVWL368.lib(norflash.o) + 0x000703b2 COMPRESSED 0x00000002 PAD + 0x000703b4 COMPRESSED 0x0000000c Data RW 1148 .data CVWL368.lib(drv_common.o) + 0x000703c0 COMPRESSED 0x00000004 Data RW 1413 .data CVWL368.lib(drv_gpio.o) + 0x000703c4 COMPRESSED 0x00000008 Data RW 1451 .data CVWL368.lib(drv_i2c_dma.o) + 0x000703cc COMPRESSED 0x00000004 Data RW 1480 .data CVWL368.lib(drv_i2c_master.o) + 0x000703d0 COMPRESSED 0x00000008 Data RW 1516 .data CVWL368.lib(drv_i2c_slave.o) + 0x000703d8 COMPRESSED 0x000004a4 Data RW 1546 .data CVWL368.lib(drv_param_init.o) + 0x0007087c COMPRESSED 0x0000000c Data RW 1576 .data CVWL368.lib(drv_pwm.o) + 0x00070888 COMPRESSED 0x00000004 Data RW 1650 .data CVWL368.lib(drv_spi_master.o) + 0x0007088c COMPRESSED 0x00000008 Data RW 1676 .data CVWL368.lib(drv_swire.o) + 0x00070894 COMPRESSED 0x00000001 Data RW 1701 .data CVWL368.lib(drv_sys_cfg.o) + 0x00070895 COMPRESSED 0x00000003 PAD + 0x00070898 COMPRESSED 0x00000050 Data RW 1734 .data CVWL368.lib(drv_timer.o) + 0x000708e8 COMPRESSED 0x00000004 Data RW 1790 .data CVWL368.lib(hal_internal_vsync.o) + 0x000708ec COMPRESSED 0x00000008 Data RW 2155 .data CVWL368.lib(drv_rxbr.o) + 0x000708f4 COMPRESSED 0x00000004 Data RW 2228 .data CVWL368.lib(drv_vidc.o) + 0x000708f8 COMPRESSED 0x00000001 Data RW 2353 .data CVWL368.lib(drv_phy_common.o) + 0x000708f9 COMPRESSED 0x00000003 PAD + 0x000708fc COMPRESSED 0x0000000c Data RW 2373 .data CVWL368.lib(drv_chip_info.o) + 0x00070908 COMPRESSED 0x00000008 Data RW 2522 .data CVWL368.lib(drv_uart.o) + 0x00070910 COMPRESSED 0x0000000c Data RW 2589 .data CVWL368.lib(drv_wdg.o) + 0x0007091c COMPRESSED 0x00000004 Data RW 2960 .data mc_p.l(stdout.o) + 0x00070920 COMPRESSED 0x00000004 Data RW 2972 .data mc_p.l(errno.o) + 0x00070924 - 0x00000190 Zero RW 310 .bss app_tp_transfer.o + 0x00070ab4 - 0x000000c0 Zero RW 509 .bss CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070b74 - 0x00000048 Zero RW 602 .bss CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070bbc - 0x00000100 Zero RW 896 .bss CVWL368.lib(tau_log.o) + 0x00070cbc - 0x000000d0 Zero RW 1043 .bss CVWL368.lib(hal_uart.o) + 0x00070d8c - 0x0000001c Zero RW 1275 .bss CVWL368.lib(drv_dma.o) + 0x00070da8 - 0x00000040 Zero RW 1412 .bss CVWL368.lib(drv_gpio.o) + 0x00070de8 - 0x00000140 Zero RW 1450 .bss CVWL368.lib(drv_i2c_dma.o) + 0x00070f28 - 0x00000958 Zero RW 1788 .bss CVWL368.lib(hal_internal_vsync.o) + 0x00071880 - 0x00001030 Zero RW 1832 .bss CVWL368.lib(dcs_packet_fifo.o) + 0x000728b0 - 0x00000020 Zero RW 2417 .bss CVWL368.lib(hal_spi_slave.o) + 0x000728d0 - 0x00001000 Zero RW 459 STACK startup_armcm0.o + + +============================================================================== + +Image component sizes + + + Code (inc. data) RO Data RW Data ZI Data Debug Object Name + + 6736 874 9396 56 0 37571 ap_demo.o + 1406 184 0 73 400 13814 app_tp_transfer.o + 36 6 0 0 0 445 board.o + 16 0 0 0 0 5603 main.o + 120 18 192 0 4096 2028 startup_armcm0.o + + ---------------------------------------------------------------------- + 8320 1082 9636 132 4496 59461 Object Totals + 0 0 48 0 0 0 (incl. Generated) + 6 0 0 3 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Member Name + + 216 32 0 0 4144 252 dcs_packet_fifo.o + 296 96 0 12 0 256 drv_chip_info.o + 192 82 20 12 0 264 drv_common.o + 420 90 0 0 0 1200 drv_crgu.o + 410 28 0 0 28 796 drv_dma.o + 232 28 0 0 0 340 drv_dsc_dec.o + 1652 500 0 0 0 1332 drv_dsi_rx.o + 1476 118 0 0 0 2428 drv_dsi_tx.o + 118 0 0 0 0 256 drv_efuse.o + 10 0 0 0 0 60 drv_fls.o + 784 112 0 4 64 1236 drv_gpio.o + 588 88 0 8 320 624 drv_i2c_dma.o + 360 86 0 4 0 456 drv_i2c_master.o + 324 74 0 8 0 516 drv_i2c_slave.o + 668 6 0 0 0 1444 drv_lcdc.o + 492 28 0 0 0 1112 drv_memc.o + 112 36 8 1188 0 376 drv_param_init.o + 428 30 390 1 0 664 drv_phy_common.o + 140 32 0 12 0 316 drv_pwm.o + 112 24 0 0 0 180 drv_pwr.o + 682 66 0 8 0 1448 drv_rxbr.o + 104 24 0 4 0 188 drv_spi_master.o + 160 20 0 8 0 260 drv_swire.o + 300 64 0 1 0 628 drv_sys_cfg.o + 354 34 0 80 0 932 drv_timer.o + 698 18 0 8 0 680 drv_uart.o + 510 28 0 4 0 1452 drv_vidc.o + 156 22 0 12 0 316 drv_wdg.o + 3020 308 72 8 192 1660 hal_dsi_rx_ctrl.o + 4312 278 0 1 72 2384 hal_dsi_tx_ctrl.o + 450 48 210 0 0 752 hal_gpio.o + 212 40 0 1 0 340 hal_i2c_master.o + 544 76 0 28 0 400 hal_i2c_slave.o + 6676 1502 308 4 2392 2264 hal_internal_vsync.o + 116 4 0 0 0 148 hal_pwm.o + 14 0 0 0 0 68 hal_spi_master.o + 580 32 0 0 32 136 hal_spi_slave.o + 40 0 0 0 0 136 hal_swire.o + 196 32 0 0 0 408 hal_system.o + 184 6 0 0 0 276 hal_timer.o + 156 18 0 0 208 144 hal_uart.o + 1076 324 0 0 192 1980 irq_redirect .o + 48 10 0 18 0 68 norflash.o + 58 0 0 0 0 128 tau_delay.o + 60 10 0 0 256 156 tau_log.o + 1592 62 8159 289 0 17708 app_tp_for_custom_s8.o + 200 20 0 0 0 76 ceil.o + 72 6 0 0 0 76 sqrt.o + 86 0 0 0 0 0 __dczerorl2.o + 0 0 0 0 0 0 entry.o + 0 0 0 0 0 0 entry10a.o + 0 0 0 0 0 0 entry11a.o + 8 4 0 0 0 0 entry2.o + 4 0 0 0 0 0 entry5.o + 0 0 0 0 0 0 entry7b.o + 0 0 0 0 0 0 entry8b.o + 8 4 0 0 0 0 entry9a.o + 12 6 0 4 0 60 errno.o + 30 0 0 0 0 0 handlers.o + 40 0 0 0 0 72 idiv.o + 36 8 0 0 0 68 init.o + 0 0 0 0 0 0 iusefp.o + 32 0 0 0 0 68 llshl.o + 38 0 0 0 0 68 llsshr.o + 34 0 0 0 0 68 llushr.o + 36 0 0 0 0 60 memcpya.o + 36 0 0 0 0 100 memseta.o + 2298 104 0 0 0 544 printfa.o + 0 0 0 4 0 0 stdout.o + 44 0 0 0 0 72 uidiv.o + 96 0 0 0 0 84 uldiv.o + 40 2 0 0 0 68 cdcmple.o + 40 2 0 0 0 68 cdrcmple.o + 20 0 0 0 0 68 cfrcmple.o + 356 4 0 0 0 140 dadd.o + 240 6 0 0 0 84 ddiv.o + 236 0 0 0 0 216 depilogue.o + 72 10 0 0 0 72 dfixi.o + 60 10 0 0 0 68 dfixui.o + 64 10 0 0 0 68 dfixul.o + 28 4 0 0 0 68 dfltui.o + 208 6 0 0 0 88 dmul.o + 162 0 0 0 0 80 dsqrt.o + 40 0 0 0 0 60 f2d.o + 178 0 0 0 0 108 fadd.o + 124 0 0 0 0 72 fdiv.o + 130 0 0 0 0 144 fepilogue.o + 50 0 0 0 0 60 ffixi.o + 40 0 0 0 0 60 ffixui.o + 22 0 0 0 0 68 fflti.o + 14 0 0 0 0 68 ffltui.o + 122 0 0 0 0 72 fmul.o + 24 0 0 0 0 60 fscalb.o + + ---------------------------------------------------------------------- + 36756 4722 9172 1744 7900 52444 Library Totals + 48 0 5 13 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Name + + 29736 4454 1008 1434 7900 31460 CVWL368.lib + 1592 62 8159 289 0 17708 CVWL368_NOTE10_TP.lib + 272 26 0 0 0 152 m_ps.l + 2838 126 0 8 0 1264 mc_p.l + 2270 54 0 0 0 1860 mf_p.l + + ---------------------------------------------------------------------- + 36756 4722 9172 1744 7900 52444 Library Totals + + ---------------------------------------------------------------------- + +============================================================================== + + + Code (inc. data) RO Data RW Data ZI Data Debug + + 45076 5804 18808 1876 12396 87421 Grand Totals + 45076 5804 18808 1012 12396 87421 ELF Image Totals (compressed) + 45076 5804 18808 1012 0 0 ROM Totals + +============================================================================== + + Total RO Size (Code + RO Data) 63884 ( 62.39kB) + Total RW Size (RW Data + ZI Data) 14272 ( 13.94kB) + Total ROM Size (Code + RO Data + RW Data) 64896 ( 63.38kB) + +============================================================================== + diff --git a/project/ISP_368/Listings/WL368_NOTE10_HX628.map b/project/ISP_368/Listings/WL368_NOTE10_HX628.map new file mode 100644 index 0000000..cb1c532 --- /dev/null +++ b/project/ISP_368/Listings/WL368_NOTE10_HX628.map @@ -0,0 +1,5382 @@ +Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] + +============================================================================== + +Section Cross References + + main.o(i.main) refers to board.o(i.board_Init) for board_Init + main.o(i.main) refers to ap_demo.o(i.ap_demo) for ap_demo + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.PWM_Task) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.PWM_Task) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) for hal_dsi_rx_ctrl_get_max_ret_size + ap_demo.o(i.ap_dcs_read) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) for hal_dsi_rx_ctrl_send_ack_cmd + ap_demo.o(i.ap_dcs_read) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_I2C_init) for app_tp_I2C_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.open_mipi_rx) for open_mipi_rx + ap_demo.o(i.ap_demo) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_demo) refers to hal_pwm.o(i.hal_pwm_out_init) for hal_pwm_out_init + ap_demo.o(i.ap_demo) refers to hal_pwm.o(i.hal_pwm_out_config_all) for hal_pwm_out_config_all + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_mipi_tx) for init_mipi_tx + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_init) for app_tp_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_panel) for init_panel + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + ap_demo.o(i.ap_demo) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_phone_clear_reset_on) for app_tp_phone_clear_reset_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_start) for app_tp_transfer_screen_start + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_ap_reset_int) for hal_gpio_set_ap_reset_int + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.PWM_Task) for PWM_Task + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.app_tp_calibration_exec) for app_tp_calibration_exec + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_int) for app_tp_transfer_screen_int + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) for hal_dsi_tx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) for hal_dsi_tx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) for hal_dsi_rx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) for hal_dsi_rx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_open) for hal_swire_open + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_deinit) for hal_swire_deinit + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_stop) for hal_timer_stop + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_deinit) for hal_timer_deinit + ap_demo.o(i.ap_demo) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_demo) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_in + ap_demo.o(i.ap_demo) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_te_timer_cb) for soft_te_timer_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_timer3_cb) for soft_timer3_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.ap_reset_cb) for ap_reset_cb + ap_demo.o(i.ap_get_reg_ca) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_get_reg_df) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.ap_get_reg_df) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) for hal_dsi_tx_ctrl_set_ccm + ap_demo.o(i.ap_get_reg_df) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_reset_cb) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_pvd) for hal_system_set_pvd + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_set_backlight) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_backlight_51) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_backlight_51) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_display_off) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_display_off) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_display_on) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_exit_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_exit_sleep_mode) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_tp_calibration_04) refers to ap_demo.o(.data) for .data + ap_demo.o(i.app_tp_calibration_exec) refers to app_tp_transfer.o(i.ap_tp_calibration) for ap_tp_calibration + ap_demo.o(i.app_tp_calibration_exec) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.app_tp_calibration_exec) refers to ap_demo.o(.data) for .data + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) for hal_dsi_tx_ctrl_create_handle + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) for hal_dsi_tx_ctrl_set_overwrite_rgb + ap_demo.o(i.init_mipi_tx) refers to ap_demo.o(.data) for .data + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.init_panel) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) for hal_dsi_tx_ctrl_enter_init_panel_mode + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) for hal_dsi_tx_ctrl_write_array_cmd + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.init_panel) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) for hal_dsi_tx_ctrl_exit_init_panel_mode + ap_demo.o(i.init_panel) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.init_panel) refers to ap_demo.o(.constdata) for .constdata + ap_demo.o(i.open_mipi_rx) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) for hal_dsi_rx_ctrl_create_handle + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) for hal_dsi_rx_ctrl_set_cus_sync_line + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.data) for .data + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.constdata) for .constdata + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.ap_dcs_read) for ap_dcs_read + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.pps_update_handle) for pps_update_handle + ap_demo.o(i.pps_update_handle) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) for hal_dsi_rx_ctrl_toggle_resolution + ap_demo.o(i.pps_update_handle) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.pps_update_handle) refers to ap_demo.o(.data) for .data + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) for hal_dsi_rx_ctrl_set_hw_tear_mode + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + ap_demo.o(i.soft_te_timer_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_te_timer_cb) refers to ap_demo.o(.data) for .data + ap_demo.o(i.soft_timer3_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_timer3_cb) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_count + ap_demo.o(i.soft_timer3_cb) refers to ap_demo.o(.data) for .data + ap_demo.o(i.translate_data) refers to idiv.o(.text) for __aeabi_idivmod + ap_demo.o(i.translate_data) refers to ap_demo.o(.data) for .data + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_on) for ap_set_display_on + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_off) for ap_set_display_off + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_df) for ap_get_reg_df + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_ca) for ap_get_reg_ca + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_backlight) for ap_set_backlight + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_backlight_51) for ap_set_backlight_51 + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_enter_sleep_mode) for ap_set_enter_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_exit_sleep_mode) for ap_set_exit_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_tp_calibration_04) for ap_set_tp_calibration_04 + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.S20_Start_init) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.S20_Start_init) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_ctrl_eint) for hal_gpio_ctrl_eint + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_init_eint) for hal_gpio_init_eint + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_reg_eint_cb) for hal_gpio_reg_eint_cb + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_screen_int_callback) for app_tp_screen_int_callback + app_tp_transfer.o(i.S20_Start_init) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.ap_tp_calibration) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.ap_tp_calibration) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_init) for hal_i2c_s_init + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_set_transfer) for hal_i2c_s_set_transfer + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(i.app_tp_i2cs_callback) for app_tp_i2cs_callback + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) for app_tp_phone_analysis_data + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_s_read) for app_tp_s_read + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_s_write) for app_tp_s_write + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_init) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + app_tp_transfer.o(i.app_tp_init) refers to hal_i2c_master.o(i.hal_i2c_m_dma_init) for hal_i2c_m_dma_init + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_phone_output_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_m_read) refers to hal_i2c_master.o(i.hal_i2c_m_dma_read) for hal_i2c_m_dma_read + app_tp_transfer.o(i.app_tp_m_transfer_complate) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_m_write) refers to hal_i2c_master.o(i.hal_i2c_m_dma_write) for hal_i2c_m_dma_write + app_tp_transfer.o(i.app_tp_phone_clear_reset_on) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_phone_reset_on) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_s_read) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_write_complate) for hal_i2c_s_write_complate + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_read_complate) for hal_i2c_s_read_complate + app_tp_transfer.o(i.app_tp_s_write) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_write) for hal_i2c_s_dma_write + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_screen_init) refers to tau_delay.o(i.delayUs) for delayUs + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_transfer.o(i.app_tp_screen_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_screen_int_callback) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.S20_Start_init) for S20_Start_init + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_for_custom_s8.o(.constdata) for screen_reg_start_data_size + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) for app_tp_screen_analysis_int + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.constdata) for .constdata + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to tau_log.o(i.LOG_printf) for LOG_printf + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to uidiv.o(.text) for __aeabi_uidivmod + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_1 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_2 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_3 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_4 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_5 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_6 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_7 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_back + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_back + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init) for hal_system_init + board.o(i.board_Init) refers to hal_system.o(i.hal_system_enable_systick) for hal_system_enable_systick + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init_console) for hal_system_init_console + board.o(i.board_Init) refers to hal_system.o(i.hal_system_set_phy_calibration) for hal_system_set_phy_calibration + startup_armcm0.o(RESET) refers to startup_armcm0.o(STACK) for __initial_sp + startup_armcm0.o(RESET) refers to startup_armcm0.o(.text) for Reset_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.HardFault_Handler) for HardFault_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SysTick_Handler) for SysTick_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VIDC_IRQn_Handler) for VIDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.LCDC_IRQn_Handler) for LCDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_RX_IRQn_Handler) for MIPI_RX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_TX_IRQn_Handler) for MIPI_TX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MEMC_IRQn_Handler) for MEMC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VPRE_IRQn_Handler) for VPRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.FLSCTRL_IRQn_Handler) for FLSCTRL_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.DMA_IRQn_Handler) for DMA_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER0_IRQn_Handler) for TIMER0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER1_IRQn_Handler) for TIMER1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER2_IRQn_Handler) for TIMER2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER3_IRQn_Handler) for TIMER3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.WDG_IRQn_Handler) for WDG_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.UART_IRQn_Handler) for UART_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C0_IRQn_Handler) for I2C0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C1_IRQn_Handler) for I2C1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIS_IRQn_Handler) for SPIS_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIM_IRQn_Handler) for SPIM_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.ADC_IRQn_Handler) for ADC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.PWMDET_IRQn_Handler) for PWMDET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SWIRE_IRQn_Handler) for SWIRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.AP_NRESET_IRQn_Handler) for AP_NRESET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT0_IRQn_Handler) for EXTI_INT0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT1_IRQn_Handler) for EXTI_INT1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT2_IRQn_Handler) for EXTI_INT2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT3_IRQn_Handler) for EXTI_INT3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT4_IRQn_Handler) for EXTI_INT4_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT5_IRQn_Handler) for EXTI_INT5_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT6_IRQn_Handler) for EXTI_INT6_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT7_IRQn_Handler) for EXTI_INT7_IRQn_Handler + startup_armcm0.o(.text) refers to entry.o(.ARM.Collect$$$$00000000) for __main + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_module_enable) for drv_vidc_set_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) for hal_internal_vsync_get_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) for dcs_packet_get_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) for dcs_packet_free_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg) for drv_dsi_rx_set_ddi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg) for drv_dsi_rx_set_ipi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to drv_memc.o(i.drv_memc_gen_a_tear_signal) for drv_memc_gen_a_tear_signal + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) for drv_dsi_rx_get_max_ret_size + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) for hal_dsi_rx_ctrl_init_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_rx) for hal_internal_vsync_init_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) for hal_dsi_rx_ctrl_init_dsi_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) for hal_dsi_rx_ctrl_init_rxbr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) for hal_dsi_rx_ctrl_init_vidc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) for hal_dsi_rx_ctrl_init_memc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_chip_info.o(i.drv_chip_rx_init_done) for drv_chip_rx_init_done + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) for drv_dsi_rx_set_ctrl_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) for drv_dsi_rx_set_up_phy + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) for drv_dsi_rx_set_lane_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_inten) for drv_dsi_rx_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) for drv_dsi_rx_set_resp_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) for hal_internal_vsync_get_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_color_format) for drv_rxbr_set_color_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) for drv_rxbr_set_ltpo_drop_th + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_cfg) for drv_rxbr_set_usr_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_col) for drv_rxbr_set_usr_col + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_row) for drv_rxbr_set_usr_row + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) for drv_rxbr_hline_rcv_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_src_parameter) for drv_vidc_set_src_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_dst_parameter) for drv_vidc_set_dst_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_init_module_enable) for drv_vidc_init_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_rotation) for drv_vidc_set_rotation + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_h) for drv_param_init_get_scld_filter_h + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_v) for drv_param_init_get_scld_filter_v + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitr) for drv_vidc_set_p2r_hinitr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitb) for drv_vidc_set_p2r_hinitb + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_p2r_filter_init) for drv_param_p2r_filter_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) for drv_vidc_set_p2r_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_mirror) for drv_vidc_set_mirror + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pu_ctrl) for drv_vidc_set_pu_ctrl + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) for drv_rxbr_set_ack_pkt_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to hal_dsi_rx_ctrl.o(.conststring) for .conststring + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_param_init.o(i.drv_param_init_set_scld_filter) for drv_param_init_set_scld_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) for hal_internal_vsync_set_sync_line + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) for hal_internal_vsync_set_dcs_direct_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) for drv_dsi_rx_calc_ipi_tx_delay + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) for drv_dsi_rx_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_update_src_format) for drv_vidc_update_src_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_dsi_rx.o(i.drv_dsi_rx_power_up) for drv_dsi_rx_power_up + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) for hal_internal_vsync_toggle_input_frame_rate + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) for hal_internal_sync_input_resolution_change + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution_ex) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) for hal_internal_sync_input_resolution_change_ex + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution_ex) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fscalb.o(.text) for __ARM_scalbnf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fflti.o(.text) for __aeabi_i2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) for drv_dsi_tx_set_video_chunk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) for drv_dsi_tx_set_video_timing + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffixui.o(.text) for __aeabi_f2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) for hal_internal_sync_get_hight_performan_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to hal_dsi_tx_ctrl.o(.conststring) for .conststring + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_vsync_update_lcdc_addr) for hal_internal_vsync_update_lcdc_addr + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_cmd_mode_rcv_te) refers to hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) for hal_internal_sync_cmd_mode_rcv_te + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.constdata) for .constdata + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_mode_init) for hal_dsi_tx_ctrl_draw_mode_init + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) for hal_dsi_tx_ctrl_set_rect_pixel_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_mode_init) for hal_dsi_tx_ctrl_draw_mode_init + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) for drv_dsi_tx_phy_ulps_enter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) for drv_dsi_tx_phy_ulps_exit + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) for hal_dsi_tx_ctrl_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_tx) for hal_internal_vsync_init_tx + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) for hal_dsi_tx_config_params_for_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) for hal_dsi_tx_count_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) for hal_dsi_tx_init_phy_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) for drv_dsi_tx_phy_test_setup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) for hal_lcdc_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) for hal_lcdc_init_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) for hal_dsi_tx_init_dpi_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) for hal_dsi_tx_init_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) for hal_dsi_tx_init_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) for hal_dsi_tx_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) for drv_dsi_tx_phy_status_ready + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_powerup) for drv_dsi_tx_powerup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload) for drv_dsi_tx_command_get_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memcpya.o(.text) for __aeabi_memcpy + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_param_init.o(i.drv_param_init_set_sclu_filter) for drv_param_init_set_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) for drv_lcdc_config_overwrite_rgb + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) for drv_lcdc_config_partial_display_enable + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_area) for drv_lcdc_config_partial_display_area + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_vpg) for drv_dsi_tx_set_vpg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) for hal_dsi_tx_ctrl_draw_flicker + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) for hal_dsi_tx_ctrl_draw_chessboard + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) for drv_lcdc_set_video_hw_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) for drv_dsi_tx_edpi_cmd_size + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) for hal_dsi_tx_init_video_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) for drv_dsi_tx_dpi_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) for drv_dsi_tx_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) for drv_dsi_tx_dpi_lpcmd_time + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_int) for drv_dsi_tx_config_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) for drv_dsi_tx_phy_lane_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) for drv_dsi_tx_phy_time_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_response_mode) for drv_dsi_tx_response_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) for drv_dsi_tx_set_time_out_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) for drv_dsi_tx_timeout_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) for drv_dsi_tx_phy_clock_lane_auto_lp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) for drv_dsi_tx_video_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) for drv_dsi_tx_set_bta_ack + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) for drv_dsi_tx_video_mode_disable_hact_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) for hal_dsi_tx_calc_video_chunks + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_header) for drv_dsi_tx_command_header + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_disp_mode) for drv_lcdc_config_disp_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_edpi_mode) for drv_lcdc_config_edpi_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_thresh) for drv_lcdc_config_thresh + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) for drv_lcdc_config_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_step) for drv_lcdc_config_scale_up_step + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) for hal_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) for hal_lcdc_config_rgb_to_pentile + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) for hal_lcdc_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_div) for drv_crgu_set_dpi_pre_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_src) for drv_crgu_set_dpi_pre_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_mux_src) for drv_crgu_set_dpi_mux_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_timing) for drv_lcdc_config_dpi_timing + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_update_dpi_param) for hal_internal_update_dpi_param + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_div) for drv_crgu_set_lcdc_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_src) for drv_crgu_set_lcdc_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) for hal_internal_vsync_get_sync_line + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_config_int) for drv_lcdc_config_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to drv_gpio.o(i.drv_gpio_set_int) for drv_gpio_set_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_input_data) refers to drv_gpio.o(i.drv_gpio_get_input_data) for drv_gpio_get_input_data + hal_gpio.o(i.hal_gpio_get_int_type) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_pull_state) refers to drv_gpio.o(i.drv_gpio_get_pull_state) for drv_gpio_get_pull_state + hal_gpio.o(i.hal_gpio_get_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) for drv_sys_cfg_sel_gpio_group + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) for drv_sys_cfg_sel_int_trig + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_input) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_init_output) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to drv_gpio.o(i.drv_gpio_register_callback) for drv_gpio_register_callback + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_gpio.o(i.drv_gpio_register_ap_reset_callback) for drv_gpio_register_ap_reset_callback + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) for drv_sys_cfg_sel_ap_rst_trig + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to drv_gpio.o(i.drv_gpio_set_driving_strength) for drv_gpio_set_driving_strength + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode3) for drv_gpio_set_mode3 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode2) for drv_gpio_set_mode2 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode1) for drv_gpio_set_mode1 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode0) for drv_gpio_set_mode0 + hal_gpio.o(i.hal_gpio_set_mode) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_output_data) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_set_pull_state) refers to drv_gpio.o(i.drv_gpio_set_pull_state) for drv_gpio_set_pull_state + hal_gpio.o(i.hal_gpio_set_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to drv_gpio.o(i.drv_gpio_set_schmitt_trigger) for drv_gpio_set_schmitt_trigger + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to drv_gpio.o(i.drv_gpio_set_slew_rate) for drv_gpio_set_slew_rate + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to hal_gpio.o(.constdata) for .constdata + hal_i2c_master.o(i.hal_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_deinit) for drv_i2c_m_deinit + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_master_init) for drv_i2c_master_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c1_set_callback) for drv_i2c1_set_callback + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_enable_intr) for drv_i2c_m_enable_intr + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) for drv_i2c_enable_rx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_i2c_master.o(i.hal_i2c_master_irq_callback) for hal_i2c_master_irq_callback + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to drv_i2c_dma.o(i.drv_i2c_master_read_dma) for drv_i2c_master_read_dma + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_master_write_dma) for drv_i2c_master_write_dma + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_master.o(i.hal_i2c_m_transfer_complate) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) for drv_i2c_m_clear_it_pending_bit + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to hal_i2c_master.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_set_intr) for drv_i2c_s_set_intr + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_slave_write_dma) for drv_i2c_slave_write_dma + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_slave_init) for drv_i2c_slave_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_master.o(i.drv_i2c1_set_callback) for drv_i2c1_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_config_intr) for drv_i2c_s_config_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_set_intr) for drv_i2c_s_set_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) for drv_i2c_set_dma_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c0_set_callback) for drv_i2c0_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) for hal_i2c_slave_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) for hal_i2c_s_dma_user_callback + hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_read_data) for drv_i2c_s_read_data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_sel) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_set_transfer) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) for drv_i2c_s_clear_it_pending_bit + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_pwm.o(i.hal_pwm_in_clear_int) refers to drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all) for drv_pwm_in_clear_pwm_int_all + hal_pwm.o(i.hal_pwm_in_config_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_in_ctrl_int) refers to drv_pwm.o(i.drv_pwm_in_set_sys_int) for drv_pwm_in_set_sys_int + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_get_current_count) refers to drv_pwm.o(i.drv_pwm_in_get_current_count) for drv_pwm_in_get_current_count + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_pwm.o(i.drv_pwm_in_get_high_period) for drv_pwm_in_get_high_period + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_pwm.o(i.drv_pwm_in_get_low_period) for drv_pwm_in_get_low_period + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_pwm.o(i.drv_pwm_in_get_counter_period) for drv_pwm_in_get_counter_period + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_in_init) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_register_callback) refers to drv_pwm.o(i.drv_pwm_in_register_callback) for drv_pwm_in_register_callback + hal_pwm.o(i.hal_pwm_in_set_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_out_common_config) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_common_config) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_common_config) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_config_all) refers to hal_pwm.o(i.hal_pwm_out_convert_time) for hal_pwm_out_convert_time + hal_pwm.o(i.hal_pwm_out_config_duty_ratio) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_config_duty_ratio) refers to hal_pwm.o(i.hal_pwm_out_convert_time) for hal_pwm_out_convert_time + hal_pwm.o(i.hal_pwm_out_config_duty_ratio) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_convert_time) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_convert_time) refers to hal_pwm.o(i.hal_pwm_out_common_config) for hal_pwm_out_common_config + hal_pwm.o(i.hal_pwm_out_convert_time) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_convert_time) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_convert_time) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_convert_time) refers to hal_pwm.o(.data) for .data + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_deinit) refers to hal_pwm.o(.data) for .data + hal_pwm.o(i.hal_pwm_out_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sel_io) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to hal_pwm.o(i.hal_pwm_out_convert_time) for hal_pwm_out_convert_time + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sync_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_common.o(.data) for g_system_clock + hal_spi_master.o(i.hal_spi_m_callback) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_master.o(i.hal_spi_m_callback) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_clear_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_deinit) for drv_spi_m_deinit + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_gpio_init) for hal_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_master_init) for drv_spi_master_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_ch6_init) for drv_spi_dma_ch6_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) for drv_spi_set_dma_ch6_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_callback) for hal_spi_m_callback + hal_spi_master.o(i.hal_spi_m_dma_read) refers to drv_spi_dma.o(i.drv_spim_dma_read) for drv_spim_dma_read + hal_spi_master.o(i.hal_spi_m_dma_read) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_dma_write) refers to drv_spi_dma.o(i.drv_spim_dma_write) for drv_spim_dma_write + hal_spi_master.o(i.hal_spi_m_dma_write) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_get_transfer_complate) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_gpio_init) refers to drv_spi_master.o(i.drv_spi_m_gpio_init) for drv_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_read_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_swire.o(i.hal_swire_deinit) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_swire_div) for drv_crgu_set_swire_div + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_swire.o(i.hal_swire_init) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_open) refers to drv_swire.o(i.drv_swire_set_power_down) for drv_swire_set_power_down + hal_swire.o(i.hal_swire_register_callback) refers to drv_swire.o(i.drv_swire_register_callback) for drv_swire_register_callback + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + hal_swire.o(i.hal_swire_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_bit_time) for drv_swire_set_bit_time + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_pulse_count) for drv_swire_set_pulse_count + hal_swire.o(i.hal_swire_start) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_deep_sleep_mode) refers to drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode) for drv_pwr_enter_deep_sleep_mode + hal_system.o(i.hal_system_disable_systick) refers to drv_common.o(i.drv_common_disable_systick) for drv_common_disable_systick + hal_system.o(i.hal_system_enable_systick) refers to drv_common.o(i.drv_common_enable_systick) for drv_common_enable_systick + hal_system.o(i.hal_system_flash_power_down) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_power_down) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + hal_system.o(i.hal_system_flash_read) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_dual_read) for norflash_dual_read + hal_system.o(i.hal_system_flash_release_power_down) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_release_power_down) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_erase_block) for norflash_erase_block + hal_system.o(i.hal_system_flash_write) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_write) for norflash_write + hal_system.o(i.hal_system_get_tick) refers to drv_common.o(i.drv_common_get_tick) for drv_common_get_tick + hal_system.o(i.hal_system_idle_mode) refers to drv_common.o(i.drv_common_idle_mode) for drv_common_idle_mode + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_system_clk_src) for drv_pwr_set_system_clk_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_src) for drv_crgu_set_ahb_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_pre_div) for drv_crgu_set_ahb_pre_div + hal_system.o(i.hal_system_init) refers to irq_redirect .o(i.handle_init) for handle_init + hal_system.o(i.hal_system_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) for drv_sys_cfg_clear_all_int + hal_system.o(i.hal_system_init) refers to drv_common.o(i.drv_common_system_init) for drv_common_system_init + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_init) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_init_console) refers to hal_uart.o(i.hal_uart_init) for hal_uart_init + hal_system.o(i.hal_system_register_systick_cb) refers to drv_common.o(i.drv_common_systick_register_cb) for drv_common_systick_register_cb + hal_system.o(i.hal_system_set_phy_calibration) refers to drv_phy_common.o(i.drv_phy_enable_calibration) for drv_phy_enable_calibration + hal_system.o(i.hal_system_set_pvd) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_set_vcc) refers to drv_pwr.o(i.drv_pwr_set_cp_mode) for drv_pwr_set_cp_mode + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_connect) for drv_fls_gpio_connect + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + hal_system.o(i.hal_system_sleep_mode) refers to drv_crgu.o(i.drv_crgu_config_clocks) for drv_crgu_config_clocks + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_get_status) refers to drv_timer.o(i.drv_timer_get_status) for drv_timer_get_status + hal_timer.o(i.hal_timer_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_init) refers to drv_timer.o(i.drv_timer_set_prescaler) for drv_timer_set_prescaler + hal_timer.o(i.hal_timer_set_repeat) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start_ex) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start_ex) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + tau_delay.o(i.delayMs) refers to tau_delay.o(i.delayUs) for delayUs + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0vsprintf) for vsprintf + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0printf) for __2printf + tau_log.o(i.LOG_printf) refers to tau_log.o(.bss) for .bss + tau_log.o(i.fgetc) refers to hal_uart.o(i.hal_uart_receive_blocking) for hal_uart_receive_blocking + tau_log.o(i.fputc) refers to hal_uart.o(i.hal_uart_transmit_blocking) for hal_uart_transmit_blocking + hal_uart.o(i.hal_uart_deinit) refers to drv_dma.o(i.drv_dma_deinit) for drv_dma_deinit + hal_uart.o(i.hal_uart_deinit) refers to drv_uart.o(i.UART_Deinit) for UART_Deinit + hal_uart.o(i.hal_uart_dmacallback) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_uart.o(i.hal_uart_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_uart.o(i.hal_uart_init) refers to drv_uart.o(i.UART_init) for UART_init + hal_uart.o(i.hal_uart_init) refers to drv_common.o(.data) for g_system_clock + hal_uart.o(i.hal_uart_init) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_blocking) refers to drv_uart.o(i.UART_ReadBlocking) for UART_ReadBlocking + hal_uart.o(i.hal_uart_receive_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferReceiveDMA) for UART_TransferReceiveDMA + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + hal_uart.o(i.hal_uart_transmit_blocking) refers to drv_uart.o(i.UART_WriteBlocking) for UART_WriteBlocking + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferSendDMA) for UART_TransferSendDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + norflash.o(i.app_fls_ctrl_Handler) refers to drv_fls.o(i.fls_clr_interrupt_flag) for fls_clr_interrupt_flag + norflash.o(i.app_fls_ctrl_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + norflash.o(i.app_fls_ctrl_Handler) refers to norflash.o(.data) for .data + norflash.o(i.norflash_best_cfg_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + norflash.o(i.norflash_best_cfg_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_check_id) refers to norflash.o(i.norflash_read_id) for norflash_read_id + norflash.o(i.norflash_check_id) refers to tau_delay.o(i.delayUs) for delayUs + norflash.o(i.norflash_check_id) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_callback) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_read_prepare) for fls_dma_read_prepare + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_read) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_read) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_write_prepare) for fls_dma_write_prepare + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_dma_write) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_en_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_dual_hstatus) for norflash_get_dual_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_hstatus) for norflash_get_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en_quad_check) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_block) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_chip) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_sector) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_ex4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_exit_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_spi_config) for fls_get_default_spi_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_fls_config) for fls_get_default_fls_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_tuning) for fls_get_default_tuning + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_init) for fls_init + norflash.o(i.norflash_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_init) refers to drv_fls.o(.data) for g_fls_tuning + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qcmd_enable) for fls_qcmd_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_config_reg) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_id) refers to drv_fls.o(i.fls_read_cmd) for fls_read_cmd + norflash.o(i.norflash_set_best_cfg) refers to memseta.o(.text) for __aeabi_memclr4 + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_write_disable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_disable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_disable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_disable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_enable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_enable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_enable) for norflash_big_end_enable + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_en_scr) for fls_en_scr + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_clear) for norflash_big_end_clear + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_scr_clear) for fls_scr_clear + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + drv_common.o(i.app_HardFault_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_common.o(i.app_SysTick_Handler) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_enable_systick) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_common.o(i.drv_common_enable_systick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_get_tick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_system_init) refers to drv_chip_info.o(i.drv_chip_info_init) for drv_chip_info_init + drv_common.o(i.drv_common_systick_register_cb) refers to drv_common.o(.data) for .data + drv_dma.o(i.app_dma_irq_handler) refers to drv_dma.o(i.drv_dma_irq_handler) for drv_dma_irq_handler + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_set_ccr) for drv_dma_set_ccr + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_dma.o(i.drv_dma_clear_flag) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_create_handle) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_disenable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_enable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dma.o(i.drv_dma_enable_cycle) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_get_remaining_bytes) refers to drv_dma.o(i.drv_dma_channel_is_active) for drv_dma_channel_is_active + drv_dma.o(i.drv_dma_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_init) refers to drv_dma.o(i.drv_dma_ahb_init) for drv_dma_ahb_init + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_get_channel_flag) for drv_dma_get_channel_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_m2m_init) refers to memseta.o(.text) for __aeabi_memclr4 + drv_dma.o(i.drv_dma_m2m_init) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_dma.o(i.drv_dma_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_dma.o(i.drv_dma_set_burst) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_set_transfer) refers to drv_dma.o(i.drv_dma_set_burst) for drv_dma_set_burst + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_fls.o(i.drv_fls_gpio_connect) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + drv_fls.o(i.drv_fls_gpio_disconnect) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_EnableClk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_busy_pending) refers to norflash.o(i.norflash_get_status) for norflash_get_status + drv_fls.o(i.fls_de_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_de_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_fls.o(i.fls_de_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_ctrl_cfg_init) for fls_ctrl_cfg_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_set_tuning) for fls_set_tuning + drv_fls.o(i.fls_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_enable_it) for fls_enable_it + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) for drv_ap_rst_trig_edge_detect + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_get_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_register_ap_reset_callback) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.drv_gpio_register_callback) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_set_driving_strength) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_gpio.o(i.drv_gpio_set_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_schmitt_trigger) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_slew_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_dma.o(i.drv_i2c_dma_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) for drv_i2c_master_write_read_cmd + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.bss) for .bss + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(i.drv_i2c_dma_callback) for drv_i2c_dma_callback + drv_i2c_dma.o(i.drv_i2c_slave_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_master.o(i.app_I2C1_IRQn_Handler) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c1_set_callback) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_disable_intr) for drv_i2c_m_disable_intr + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_i2c_master.o(i.drv_i2c_m_enable_intr) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_read_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_m_set_sys_mask) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_write_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_i2c_master.o(i.drv_i2c_master_init) refers to drv_common.o(.data) for g_system_clock + drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c0_set_callback) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_slave.o(i.drv_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_s_set_intr) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_i2c_slave.o(i.drv_i2c_s_set_intr) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_i2c_slave.o(i.drv_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_slave_init) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + drv_param_init.o(i.drv_param_init_get_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_h) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_v) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_ccm) refers to memcpya.o(.text) for __aeabi_memcpy4 + drv_param_init.o(i.drv_param_init_set_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_scld_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_p2r_filter_init) refers to drv_param_init.o(.constdata) for .constdata + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_register_callback) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_rx_dma) for drv_spi_s_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_dma_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_switch_sclk) for drv_spi_m_switch_sclk + drv_spi_master.o(i.drv_spi_m_disable_int) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.drv_spi_m_set_intr_callback) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_spi_master.o(i.drv_spi_master_init) refers to drv_common.o(.data) for g_system_clock + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_register_callback) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(.data) for .data + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(.data) for .data + drv_timer.o(i.app_TIMER0_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER1_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER2_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER3_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_enable) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_get_instance) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_status) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_clear_status_flags) for drv_timer_clear_status_flags + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_register_callback) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_compare_val) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_repeat) refers to drv_timer.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to ffltui.o(.text) for __aeabi_ui2f + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to fdiv.o(.text) for __aeabi_fdiv + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to f2d.o(.text) for __aeabi_f2d + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) for hal_internal_sync_get_hight_performan_mode + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to ddiv.o(.text) for __aeabi_ddiv + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to sqrt.o(i.sqrt) for sqrt + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dmul.o(.text) for __aeabi_dmul + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to cdcmple.o(.text) for __aeabi_cdcmple + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.dcs_sw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) for hal_internal_vsync_get_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to tau_delay.o(i.delayMs) for delayMs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) for hal_vsync_reset_lcdc_scaler + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_update_dpi_param) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to ffltui.o(.text) for __aeabi_ui2f + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to fdiv.o(.text) for __aeabi_fdiv + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to fmul.o(.text) for __aeabi_fmul + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to f2d.o(.text) for __aeabi_f2d + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to dadd.o(.text) for __aeabi_dadd + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to ceil.o(i.ceil) for ceil + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_chip_info.o(i.drv_chip_rx_info_check) for drv_chip_rx_info_check + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq0_callback) for drv_rxbr_register_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq1_callback) for drv_rxbr_register_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_vidc.o(i.drv_vidc_register_callback) for drv_vidc_register_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_init) for dcs_packet_fifo_init + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.soft_gen_te) for soft_gen_te + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.soft_gen_te_double_buffer) for soft_gen_te_double_buffer + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq0_callback) for rxbr_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq1_callback) for rxbr_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.vidc_callback) for vidc_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to tau_delay.o(i.delayMs) for delayMs + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_internal_vsync.o(i.hal_internal_vsync_update_lcdc_addr) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to dadd.o(.text) for __aeabi_dadd + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.dcs_sw_filter) for dcs_sw_filter + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) for dcs_packet_fifo_alloc + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_col_addr) for drv_rxbr_get_col_addr + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_page_addr) for drv_rxbr_get_page_addr + hal_internal_vsync.o(i.rx_partial_update) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_partial_update) refers to drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) for drv_dsc_dec_get_nslc + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_partial_update) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_get_dcs_packet_data) for rx_get_dcs_packet_data + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_receive_pps) for rx_receive_pps + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_pps) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.rx_receive_pps) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) for drv_dsc_dec_convert_pps_rc_parameter + hal_internal_vsync.o(i.rx_receive_pps) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_enable) for drv_dsc_dec_enable + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_receive_packet) for rx_receive_packet + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_partial_update) for rx_partial_update + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) for hal_internal_video_mode_auto_sync + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.vpre_err_reset) for vpre_err_reset + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_memc.o(i.drv_memc_set_double_buffer_reverse) for drv_memc_set_double_buffer_reverse + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.soft_gen_te_double_buffer) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te_double_buffer) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_get_irq_status) for drv_vidc_get_irq_status + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_clear_irq) for drv_vidc_clear_irq + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_internal_vsync.o(i.vidc_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.vpre_err_reset) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_internal_vsync.o(i.vsync_set_te_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.vsync_set_te_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(.data) refers to hal_internal_vsync.o(.bss) for sg_te_info + dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_fifo_init) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_size) refers to dcs_packet_fifo.o(.bss) for .bss + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to ffltui.o(.text) for __aeabi_ui2f + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fdiv.o(.text) for __aeabi_fdiv + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fmul.o(.text) for __aeabi_fmul + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) for drv_dsi_rx_get_color_bpp + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) for drv_dsi_rx_get_color_pcc + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fadd.o(.text) for __aeabi_fadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to f2d.o(.text) for __aeabi_f2d + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dadd.o(.text) for __aeabi_dadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dfixui.o(.text) for __aeabi_d2uiz + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_read) for drv_rx_phy_test_read + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_clear) for drv_rx_phy_test_clear + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) for drv_rx_phy_test_write_2_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_lock) for drv_rx_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_rx.o(i.drv_rx_phy_test_lock) refers to drv_phy_common.o(i.drv_phy_test_lock) for drv_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_read) for drv_tx_phy_test_read + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_pll_para) for drv_phy_get_pll_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_enter) for drv_tx_phy_test_enter + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_ref_src) for drv_crgu_set_mipi_ref_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) for drv_crgu_set_mipi_cfg_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_clear) for drv_tx_phy_test_clear + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) for drv_tx_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_code) for drv_tx_phy_test_write_code + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_exit) for drv_tx_phy_test_exit + drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_version) for drv_dsi_tx_version + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_tx.o(i.drv_tx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_tx.o(i.drv_tx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_code) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_lcdc.o(i.drv_lcdc_config_src_parameter) refers to drv_lcdc.o(i.drv_lcdc_config_input_size) for drv_lcdc_config_input_size + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_get_status) for drv_memc_get_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_clear_status) for drv_memc_clear_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_EnableIRQ) for __NVIC_EnableIRQ + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_rxbr.o(i.drv_rxbr_register_irq0_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_register_irq1_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_set_cmd_filter) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_rxbr.o(i.drv_rxbr_soft_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_vidc.o(.data) for .data + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_vidc.o(i.drv_vidc_register_callback) refers to drv_vidc.o(.data) for .data + irq_redirect .o(i.ADC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.AP_NRESET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.DMA_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT4_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT5_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT6_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT7_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.FLSCTRL_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.HardFault_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.LCDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MEMC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_RX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_TX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.PWMDET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIM_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIS_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SWIRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SysTick_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.UART_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VIDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VPRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.WDG_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_SysTick_Handler) for app_SysTick_Handler + irq_redirect .o(i.handle_init) refers to hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) for app_LCDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) for app_MIPI_RX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) for app_MIPI_TX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dma.o(i.app_dma_irq_handler) for app_dma_irq_handler + irq_redirect .o(i.handle_init) refers to norflash.o(i.app_fls_ctrl_Handler) for app_fls_ctrl_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) for app_I2C0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_master.o(i.app_I2C1_IRQn_Handler) for app_I2C1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to hal_spi_slave.o(i.app_SPIS_IRQn_Handler) for app_SPIS_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_spi_master.o(i.app_SPIM_IRQn_Handler) for app_SPIM_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_VPRE_IRQn_Handler) for app_VPRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_ADC_IRQn_Handler) for app_ADC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_vidc.o(i.app_VIDC_IRQn_Handler) for app_VIDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_memc.o(i.app_MEMC_IRQn_Handler) for app_MEMC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER0_IRQn_Handler) for app_TIMER0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER1_IRQn_Handler) for app_TIMER1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER2_IRQn_Handler) for app_TIMER2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER3_IRQn_Handler) for app_TIMER3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_wdg.o(i.app_WDG_IRQn_Handler) for app_WDG_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_uart.o(i.app_UART_IRQn_Handler) for app_UART_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_pwm.o(i.app_PWMDET_IRQn_Handler) for app_PWMDET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_swire.o(i.app_SWIRE_IRQn_Handler) for app_SWIRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) for app_AP_NRESET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) for app_EXTI_INT0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) for app_EXTI_INT1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) for app_EXTI_INT2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) for app_EXTI_INT3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) for app_EXTI_INT4_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) for app_EXTI_INT5_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) for app_EXTI_INT6_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) for app_EXTI_INT7_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_HardFault_Handler) for app_HardFault_Handler + drv_efuse.o(i.drv_efuse_enter_inactive) refers to drv_efuse.o(i.drv_efuse_int_enable) for drv_efuse_int_enable + drv_efuse.o(i.drv_efuse_read) refers to drv_efuse.o(i.drv_efuse_read_req) for drv_efuse_read_req + drv_efuse.o(i.drv_efuse_write) refers to drv_efuse.o(i.drv_efuse_write_req) for drv_efuse_write_req + drv_phy_common.o(i.drv_phy_enable_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_pll_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_get_rate_para) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_phy_common.o(i.drv_phy_get_rate_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_chip_info.o(i.drv_chip_info_get_info) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_chip_info.o(i.drv_chip_info_init) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_rx_info_check) refers to printfa.o(i.__0printf) for __2printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to drv_chip_info.o(.data) for .data + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to printfa.o(i.__0printf) for __2printf + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(i.__NVIC_SetPriority) for __NVIC_SetPriority + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_spi_dma.o(i.drv_spis_dma_write) for drv_spis_dma_write + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_deinit) refers to drv_spi_slave.o(i.drv_spi_s_deinit) for drv_spi_s_deinit + hal_spi_slave.o(i.hal_spi_slave_enable) refers to drv_spi_slave.o(i.drv_spi_s_enable_int) for drv_spi_s_enable_int + hal_spi_slave.o(i.hal_spi_slave_enable) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_spi_slave.o(i.hal_spi_slave_enable) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_gpio_init) refers to drv_spi_slave.o(i.drv_spi_s_gpio_init) for drv_spi_s_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(i.hal_spi_slave_gpio_init) for hal_spi_slave_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_slave_init) for drv_spi_slave_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_read_data) refers to drv_spi_slave.o(i.drv_spi_s_read_data) for drv_spi_s_read_data + hal_spi_slave.o(i.hal_spi_slave_register_callback) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_reset_tx) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_write_data) refers to drv_spi_slave.o(i.drv_spi_s_write_data) for drv_spi_s_write_data + drv_fls_dma.o(i.fls_abort_dma) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_abort_dma) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_read_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to memseta.o(.text) for __aeabi_memclr4 + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(.data) for .data + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_read_dmacallback) for fls_read_dmacallback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_write_dmacallback) for fls_write_dmacallback + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_fls_dma.o(i.fls_transfer_get_receive_count_dma) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_fls_dma.o(i.fls_write_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_spi_slave.o(i.drv_spi_s_deinit) refers to drv_spi_slave.o(i.drv_spi_s_switch_sclk) for drv_spi_s_switch_sclk + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(i.UART_TransferHandleIRQ) for UART_TransferHandleIRQ + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_ResetTxFIFO) for UART_ResetTxFIFO + drv_uart.o(i.UART_Deinit) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Disable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(.constdata) for .constdata + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_uart.o(i.UART_Enable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Enable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_GetDefaultConfig) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_GetDefaultConfig) refers to drv_common.o(.data) for g_system_clock + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_SetBaudRate) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_uart.o(i.UART_SwitchSCLK) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_TransferCreateHandle) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_Enable_IT) for UART_Enable_IT + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_TransferHandleIRQ) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_DisableDma) for UART_DisableDma + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SetBaudRate) for UART_SetBaudRate + drv_uart.o(i.UART_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_init) refers to drv_uart.o(.data) for .data + drv_uart.o(i.app_UART_IRQn_Handler) refers to drv_uart.o(i.UART0_IRQ_Handle) for UART0_IRQ_Handle + drv_uart_dma.o(i.UART_DMAInit) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_DMAInit) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_uart_dma.o(i.UART_TransferAbortReceiveDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferAbortSendDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_DMAInit) for UART_DMAInit + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(.data) for .data + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferReceiveDMACallback) for UART_TransferReceiveDMACallback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferSendDMACallback) for UART_TransferSendDMACallback + drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_set_int) for drv_wdg_set_int + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_counter) for drv_wdg_clear_counter + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_read_edge_flag) for drv_wdg_read_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_edge_flag) for drv_wdg_clear_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_register_callback) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_wdg.o(i.drv_wdg_set_repeat) refers to drv_wdg.o(.data) for .data + ceil.o(i.__softfp_ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.__softfp_ceil) refers to ceil.o(i.ceil) for ceil + ceil.o(i.ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.ceil) refers to dadd.o(.text) for __aeabi_dadd + ceil.o(i.ceil) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + sqrt.o(i.__softfp_sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.__softfp_sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.__softfp_sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt.o(i.sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.____softfp_sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.____softfp_sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + sqrt_x.o(i.__sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.__sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.__sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.__sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry10a.o(.ARM.Collect$$$$0000000D) for __rt_final_cpp + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry11a.o(.ARM.Collect$$$$0000000F) for __rt_final_exit + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry7b.o(.ARM.Collect$$$$00000008) for _main_clock + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry8b.o(.ARM.Collect$$$$0000000A) for _main_cpp_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry9a.o(.ARM.Collect$$$$0000000B) for _main_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry5.o(.ARM.Collect$$$$00000004) for _main_scatterload + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry2.o(.ARM.Collect$$$$00000001) for _main_stk + idiv.o(.text) refers to uidiv.o(.text) for __aeabi_uidivmod + printfb.o(i.__0fprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0fprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0printf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._sputc) for _sputc + printfb.o(i.__0vfprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vfprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._sputc) for _sputc + printf0.o(i.__0fprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0fprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0printf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0snprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0snprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0sprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0sprintf$0) refers to printf0.o(i._sputc) for _sputc + printf0.o(i.__0vfprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vfprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._sputc) for _sputc + printf1.o(i.__0fprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0fprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0printf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0snprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0snprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0sprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0sprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i.__0vfprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vfprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf2.o(i.__0fprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0fprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0printf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0snprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0snprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0sprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0sprintf$2) refers to printf2.o(i._sputc) for _sputc + printf2.o(i.__0vfprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vfprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._sputc) for _sputc + printf3.o(i.__0fprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0fprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0printf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0snprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0snprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0sprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0sprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i.__0vfprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vfprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf4.o(i.__0fprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0fprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0printf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0snprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0snprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0sprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0sprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i.__0vfprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vfprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf5.o(i.__0fprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0fprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0printf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0snprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0snprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0sprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0sprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i.__0vfprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vfprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf6.o(i.__0fprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0fprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0printf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0snprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0snprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0sprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0sprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i.__0vfprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vfprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i._printf_core) refers to printf6.o(i._printf_pre_padding) for _printf_pre_padding + printf6.o(i._printf_core) refers to printf6.o(i._printf_post_padding) for _printf_post_padding + printf6.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf7.o(i.__0fprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0fprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0printf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0snprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0snprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0sprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0sprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i.__0vfprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vfprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i._printf_core) refers to printf7.o(i._printf_pre_padding) for _printf_pre_padding + printf7.o(i._printf_core) refers to printf7.o(i._printf_post_padding) for _printf_post_padding + printf7.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf8.o(i.__0fprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0fprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0printf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0snprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0snprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0sprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0sprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i.__0vfprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vfprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i._printf_core) refers to printf8.o(i._printf_pre_padding) for _printf_pre_padding + printf8.o(i._printf_core) refers to printf8.o(i._printf_post_padding) for _printf_post_padding + printf8.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i.__0fprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0fprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0fprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0printf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0printf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0snprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0snprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0snprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0sprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0sprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0sprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i.__0vfprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vfprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vfprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0vsnprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsnprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsnprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0vsprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i._fp_digits) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._fp_digits) refers to dmul.o(.text) for __aeabi_dmul + printfa.o(i._fp_digits) refers to ddiv.o(.text) for __aeabi_ddiv + printfa.o(i._fp_digits) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + printfa.o(i._fp_digits) refers to dadd.o(.text) for __aeabi_dadd + printfa.o(i._fp_digits) refers to dfixul.o(.text) for __aeabi_d2ulz + printfa.o(i._fp_digits) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_core) refers to printfa.o(i._printf_pre_padding) for _printf_pre_padding + printfa.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers to printfa.o(i._printf_post_padding) for _printf_post_padding + printfa.o(i._printf_core) refers to printfa.o(i._fp_digits) for _fp_digits + printfa.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printfa.o(i._printf_post_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_pre_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._snputc) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._sputc) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers to fepilogue.o(.text) for _float_epilogue + fmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers to fepilogue.o(.text) for _float_round + fscalb.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers to llshl.o(.text) for __aeabi_llsl + dadd.o(.text) refers to llsshr.o(.text) for __aeabi_lasr + dadd.o(.text) refers to depilogue.o(.text) for _double_epilogue + dmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dmul.o(.text) refers to depilogue.o(.text) for _double_epilogue + ddiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ddiv.o(.text) refers to depilogue.o(.text) for _double_round + fflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fflti.o(.text) refers to fepilogue.o(.text) for _float_epilogue + ffltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffltui.o(.text) refers to fepilogue.o(.text) for _float_epilogue + dflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dflti.o(.text) refers to depilogue.o(.text) for _double_epilogue + dfltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfltui.o(.text) refers to depilogue.o(.text) for _double_epilogue + ffixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixui.o(.text) refers to llushr.o(.text) for __aeabi_llsr + f2d.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cdcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cfrcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + entry2.o(.ARM.Collect$$$$00000001) refers to entry2.o(.ARM.Collect$$$$00002712) for __lit__00000000 + entry2.o(.ARM.Collect$$$$00002712) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to entry.o(.ARM.Collect$$$$00000000) for __main + entry5.o(.ARM.Collect$$$$00000004) refers to init.o(.text) for __scatterload + entry9a.o(.ARM.Collect$$$$0000000B) refers to main.o(i.main) for main + entry9b.o(.ARM.Collect$$$$0000000C) refers to main.o(i.main) for main + uldiv.o(.text) refers to llushr.o(.text) for __aeabi_llsr + uldiv.o(.text) refers to llshl.o(.text) for __aeabi_llsl + errno.o(i.__aeabi_errno_addr) refers to errno.o(.data) for .data + errno.o(i.__read_errno) refers to errno.o(.data) for .data + errno.o(i.__set_errno) refers to errno.o(.data) for .data + depilogue.o(.text) refers to depilogue.o(i.__ARM_clz) for __ARM_clz + depilogue.o(.text) refers to llshl.o(.text) for __aeabi_llsl + depilogue.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to depilogue.o(.text) for _double_round + dfixul.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixul.o(.text) refers to llshl.o(.text) for __aeabi_llsl + init.o(.text) refers to entry5.o(.ARM.Collect$$$$00000004) for __main_after_scatterload + + +============================================================================== + +Removing Unused input sections from the image. + + Removing main.o(.rev16_text), (4 bytes). + Removing main.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.rev16_text), (4 bytes). + Removing ap_demo.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing app_tp_transfer.o(.rev16_text), (4 bytes). + Removing app_tp_transfer.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(i.app_tp_m_transfer_complate), (8 bytes). + Removing app_tp_transfer.o(i.app_tp_phone_reset_on), (12 bytes). + Removing app_tp_transfer.o(i.app_tp_s_transfer_complate), (26 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (5 bytes). + Removing app_tp_transfer.o(.data), (6 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (1 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.rev16_text), (4 bytes). + Removing app_tp_for_custom_s8.o(.revsh_text), (4 bytes). + Removing app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const), (156 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (37 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (288 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (620 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (11 bytes). + Removing app_tp_for_custom_s8.o(.data), (10 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (64 bytes). + Removing app_tp_for_custom_s8.o(.data), (3 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (32 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing board.o(.rev16_text), (4 bytes). + Removing board.o(.revsh_text), (4 bytes). + Removing startup_armcm0.o(HEAP), (3072 bytes). + Removing hal_dsi_rx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_long_cmd), (88 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_short_cmd), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video), (228 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init), (48 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern), (216 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en), (16 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode), (100 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart), (80 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk), (44 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter), (108 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode), (8 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format), (56 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data), (148 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data), (268 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk), (68 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform), (52 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex), (14 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate), (10 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution_ex), (32 bytes). + Removing hal_dsi_tx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic), (148 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_cmd_mode_rcv_te), (10 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard), (280 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker), (172 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_mode_init), (30 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd), (140 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data), (272 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg), (80 bytes). + Removing hal_gpio.o(.rev16_text), (4 bytes). + Removing hal_gpio.o(.revsh_text), (4 bytes). + Removing hal_gpio.o(i.hal_gpio_get_int_type), (20 bytes). + Removing hal_gpio.o(i.hal_gpio_get_pull_state), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_driving_strength), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_output_data_ex), (36 bytes). + Removing hal_gpio.o(i.hal_gpio_set_schmitt_trigger), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_slew_rate), (32 bytes). + Removing hal_i2c_master.o(.rev16_text), (4 bytes). + Removing hal_i2c_master.o(.revsh_text), (4 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_deinit), (8 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(.rev16_text), (4 bytes). + Removing hal_i2c_slave.o(.revsh_text), (4 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_deinit), (88 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_data), (32 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty), (40 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_sel), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle), (36 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance), (88 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_data), (32 bytes). + Removing hal_pwm.o(.rev16_text), (4 bytes). + Removing hal_pwm.o(.revsh_text), (4 bytes). + Removing hal_pwm.o(i.hal_pwm_in_clear_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_config_int), (60 bytes). + Removing hal_pwm.o(i.hal_pwm_in_ctrl_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_current_count), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_high_period), (36 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_low_period), (36 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_total_period), (36 bytes). + Removing hal_pwm.o(i.hal_pwm_in_init), (26 bytes). + Removing hal_pwm.o(i.hal_pwm_in_register_callback), (10 bytes). + Removing hal_pwm.o(i.hal_pwm_in_set_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_config_duty_ratio), (76 bytes). + Removing hal_pwm.o(i.hal_pwm_out_deinit), (32 bytes). + Removing hal_pwm.o(i.hal_pwm_out_pause), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sel_io), (38 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_all), (16 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_ctl), (12 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_pause), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_period), (32 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_thr), (48 bytes). + Removing hal_spi_master.o(.rev16_text), (4 bytes). + Removing hal_spi_master.o(.revsh_text), (4 bytes). + Removing hal_spi_master.o(i.hal_spi_m_callback), (24 bytes). + Removing hal_spi_master.o(i.hal_spi_m_deinit), (10 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_init), (104 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_read), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_write), (40 bytes). + Removing hal_spi_master.o(i.hal_spi_m_get_transfer_complate), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_gpio_init), (8 bytes). + Removing hal_spi_master.o(i.hal_spi_m_read_rxfifo), (28 bytes). + Removing hal_spi_master.o(i.hal_spi_m_set_high_impedance), (100 bytes). + Removing hal_spi_master.o(.data), (1 bytes). + Removing hal_swire.o(.rev16_text), (4 bytes). + Removing hal_swire.o(.revsh_text), (4 bytes). + Removing hal_swire.o(i.hal_swire_init), (32 bytes). + Removing hal_swire.o(i.hal_swire_register_callback), (10 bytes). + Removing hal_swire.o(i.hal_swire_start), (108 bytes). + Removing hal_system.o(.rev16_text), (4 bytes). + Removing hal_system.o(.revsh_text), (4 bytes). + Removing hal_system.o(i.hal_system_clear_debug_state), (10 bytes). + Removing hal_system.o(i.hal_system_deep_sleep_mode), (8 bytes). + Removing hal_system.o(i.hal_system_disable_systick), (8 bytes). + Removing hal_system.o(i.hal_system_flash_power_down), (20 bytes). + Removing hal_system.o(i.hal_system_flash_read), (52 bytes). + Removing hal_system.o(i.hal_system_flash_release_power_down), (20 bytes). + Removing hal_system.o(i.hal_system_flash_write), (60 bytes). + Removing hal_system.o(i.hal_system_get_debug_state), (8 bytes). + Removing hal_system.o(i.hal_system_get_tick), (8 bytes). + Removing hal_system.o(i.hal_system_idle_mode), (8 bytes). + Removing hal_system.o(i.hal_system_register_systick_cb), (8 bytes). + Removing hal_system.o(i.hal_system_reset_chip), (32 bytes). + Removing hal_system.o(i.hal_system_share_flash_mode), (20 bytes). + Removing hal_system.o(i.hal_system_sleep_mode), (48 bytes). + Removing hal_timer.o(.rev16_text), (4 bytes). + Removing hal_timer.o(.revsh_text), (4 bytes). + Removing hal_timer.o(i.hal_timer_get_status), (8 bytes). + Removing hal_timer.o(i.hal_timer_set_repeat), (8 bytes). + Removing hal_timer.o(i.hal_timer_start_ex), (72 bytes). + Removing tau_delay.o(.rev16_text), (4 bytes). + Removing tau_delay.o(.revsh_text), (4 bytes). + Removing tau_log.o(.rev16_text), (4 bytes). + Removing tau_log.o(.revsh_text), (4 bytes). + Removing tau_log.o(i.fgetc), (22 bytes). + Removing hal_uart.o(.rev16_text), (4 bytes). + Removing hal_uart.o(.revsh_text), (4 bytes). + Removing hal_uart.o(i.hal_uart_deinit), (28 bytes). + Removing hal_uart.o(i.hal_uart_dmacallback), (36 bytes). + Removing hal_uart.o(i.hal_uart_receive_blocking), (16 bytes). + Removing hal_uart.o(i.hal_uart_receive_dma), (76 bytes). + Removing hal_uart.o(i.hal_uart_transmit_dma), (76 bytes). + Removing norflash.o(.rev16_text), (4 bytes). + Removing norflash.o(.revsh_text), (4 bytes). + Removing norflash.o(i.norflash_best_cfg_init), (44 bytes). + Removing norflash.o(i.norflash_big_end_clear), (14 bytes). + Removing norflash.o(i.norflash_big_end_enable), (20 bytes). + Removing norflash.o(i.norflash_check_crc32), (14 bytes). + Removing norflash.o(i.norflash_check_id), (72 bytes). + Removing norflash.o(i.norflash_dma_callback), (24 bytes). + Removing norflash.o(i.norflash_dma_read), (156 bytes). + Removing norflash.o(i.norflash_dma_write), (252 bytes). + Removing norflash.o(i.norflash_dual_read), (60 bytes). + Removing norflash.o(i.norflash_dual_write), (112 bytes). + Removing norflash.o(i.norflash_en4b), (40 bytes). + Removing norflash.o(i.norflash_en_quad), (116 bytes). + Removing norflash.o(i.norflash_en_quad_check), (64 bytes). + Removing norflash.o(i.norflash_erase_block), (44 bytes). + Removing norflash.o(i.norflash_erase_chip), (28 bytes). + Removing norflash.o(i.norflash_erase_sector), (44 bytes). + Removing norflash.o(i.norflash_ex4b), (40 bytes). + Removing norflash.o(i.norflash_exit_quad), (76 bytes). + Removing norflash.o(i.norflash_get_dual_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_status), (52 bytes). + Removing norflash.o(i.norflash_init), (48 bytes). + Removing norflash.o(i.norflash_quad_read), (76 bytes). + Removing norflash.o(i.norflash_quad_write), (108 bytes). + Removing norflash.o(i.norflash_read), (28 bytes). + Removing norflash.o(i.norflash_read_config_reg), (36 bytes). + Removing norflash.o(i.norflash_read_id), (20 bytes). + Removing norflash.o(i.norflash_reset), (2 bytes). + Removing norflash.o(i.norflash_reset_crc32), (32 bytes). + Removing norflash.o(i.norflash_set_best_cfg), (50 bytes). + Removing norflash.o(i.norflash_set_best_read_cfg), (84 bytes). + Removing norflash.o(i.norflash_set_best_write_cfg), (84 bytes). + Removing norflash.o(i.norflash_switch_fls_spi), (112 bytes). + Removing norflash.o(i.norflash_write), (96 bytes). + Removing norflash.o(i.norflash_write_disable), (64 bytes). + Removing norflash.o(i.norflash_write_enable), (56 bytes). + Removing norflash.o(i.norflash_write_endian_scr), (132 bytes). + Removing norflash.o(.bss), (412 bytes). + Removing norflash.o(.bss), (32 bytes). + Removing norflash.o(.data), (2 bytes). + Removing drv_common.o(.rev16_text), (4 bytes). + Removing drv_common.o(.revsh_text), (4 bytes). + Removing drv_common.o(i.drv_common_disable_systick), (20 bytes). + Removing drv_common.o(i.drv_common_get_tick), (12 bytes). + Removing drv_common.o(i.drv_common_idle_mode), (40 bytes). + Removing drv_common.o(i.drv_common_systick_register_cb), (12 bytes). + Removing drv_crgu.o(.rev16_text), (4 bytes). + Removing drv_crgu.o(.revsh_text), (4 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_all_reset_flags), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_reset_flag), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_div), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_ana_clk_status), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_clocks), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_fpga_id), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_mipi_ref_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_reset_flag), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_system_clk), (28 bytes). + Removing drv_crgu.o(i.drv_crgu_reset_chip), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_set_200m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_300m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_abp0_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_src), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb1_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb2_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_swire_div), (20 bytes). + Removing drv_dma.o(.rev16_text), (4 bytes). + Removing drv_dma.o(.revsh_text), (4 bytes). + Removing drv_dma.o(i.drv_dma_abort_transfer), (32 bytes). + Removing drv_dma.o(i.drv_dma_ahb_init), (74 bytes). + Removing drv_dma.o(i.drv_dma_channel_is_active), (20 bytes). + Removing drv_dma.o(i.drv_dma_deinit), (32 bytes). + Removing drv_dma.o(i.drv_dma_disenable_channel_interrupts), (24 bytes). + Removing drv_dma.o(i.drv_dma_enable_cycle), (44 bytes). + Removing drv_dma.o(i.drv_dma_get_remaining_bytes), (32 bytes). + Removing drv_dma.o(i.drv_dma_init), (24 bytes). + Removing drv_dma.o(i.drv_dma_m2m_init), (72 bytes). + Removing drv_dma.o(i.drv_dma_reset), (10 bytes). + Removing drv_dma.o(i.drv_dma_set_ccr), (114 bytes). + Removing drv_dma.o(i.drv_dma_start_transfer), (32 bytes). + Removing drv_fls.o(.rev16_text), (4 bytes). + Removing drv_fls.o(.revsh_text), (4 bytes). + Removing drv_fls.o(i.__NVIC_DisableIRQ), (32 bytes). + Removing drv_fls.o(i.drv_fls_gpio_connect), (28 bytes). + Removing drv_fls.o(i.drv_fls_gpio_disconnect), (32 bytes). + Removing drv_fls.o(i.fls_EnableClk), (12 bytes). + Removing drv_fls.o(i.fls_busy_pending), (12 bytes). + Removing drv_fls.o(i.fls_clear_irq_status), (6 bytes). + Removing drv_fls.o(i.fls_ctrl_cfg_init), (72 bytes). + Removing drv_fls.o(i.fls_ddat_enable), (24 bytes). + Removing drv_fls.o(i.fls_de_init), (52 bytes). + Removing drv_fls.o(i.fls_descr), (10 bytes). + Removing drv_fls.o(i.fls_disable_it), (36 bytes). + Removing drv_fls.o(i.fls_en_scr), (10 bytes). + Removing drv_fls.o(i.fls_enable_it), (48 bytes). + Removing drv_fls.o(i.fls_get_crcout), (4 bytes). + Removing drv_fls.o(i.fls_get_default_fls_config), (20 bytes). + Removing drv_fls.o(i.fls_get_default_spi_config), (44 bytes). + Removing drv_fls.o(i.fls_get_default_tuning), (12 bytes). + Removing drv_fls.o(i.fls_get_tuning), (18 bytes). + Removing drv_fls.o(i.fls_init), (62 bytes). + Removing drv_fls.o(i.fls_qadr_enable), (22 bytes). + Removing drv_fls.o(i.fls_qcmd_enable), (22 bytes). + Removing drv_fls.o(i.fls_qdat_enable), (22 bytes). + Removing drv_fls.o(i.fls_read_byte_data), (130 bytes). + Removing drv_fls.o(i.fls_read_cmd), (104 bytes). + Removing drv_fls.o(i.fls_read_cmd_it), (110 bytes). + Removing drv_fls.o(i.fls_reset_crc), (18 bytes). + Removing drv_fls.o(i.fls_scr_clear), (10 bytes). + Removing drv_fls.o(i.fls_set_addr_dummy), (32 bytes). + Removing drv_fls.o(i.fls_set_addr_len), (32 bytes). + Removing drv_fls.o(i.fls_set_mc_irq_mask), (26 bytes). + Removing drv_fls.o(i.fls_set_read), (10 bytes). + Removing drv_fls.o(i.fls_set_tuning), (24 bytes). + Removing drv_fls.o(i.fls_set_write), (10 bytes). + Removing drv_fls.o(i.fls_single_mode), (16 bytes). + Removing drv_fls.o(i.fls_spi_init), (180 bytes). + Removing drv_fls.o(i.fls_spi_start), (10 bytes). + Removing drv_fls.o(i.fls_swrst), (18 bytes). + Removing drv_fls.o(i.fls_write_byte_data), (164 bytes). + Removing drv_fls.o(i.fls_write_cmd), (58 bytes). + Removing drv_fls.o(.data), (4 bytes). + Removing drv_gpio.o(.rev16_text), (4 bytes). + Removing drv_gpio.o(.revsh_text), (4 bytes). + Removing drv_gpio.o(i.drv_gpio_get_pull_state), (224 bytes). + Removing drv_gpio.o(i.drv_gpio_set_driving_strength), (312 bytes). + Removing drv_gpio.o(i.drv_gpio_set_schmitt_trigger), (168 bytes). + Removing drv_gpio.o(i.drv_gpio_set_slew_rate), (168 bytes). + Removing drv_i2c_dma.o(.rev16_text), (4 bytes). + Removing drv_i2c_dma.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(.rev16_text), (4 bytes). + Removing drv_i2c_master.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_bus_init), (36 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_deinit), (44 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_disable_intr), (16 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_get_fifo_status), (28 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_read_data), (32 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_fifo_threshold), (24 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_sys_mask), (48 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_write_data), (32 bytes). + Removing drv_i2c_slave.o(.rev16_text), (4 bytes). + Removing drv_i2c_slave.o(.revsh_text), (4 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_read_data), (30 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_fifo_threshold), (16 bytes). + Removing drv_param_init.o(.rev16_text), (4 bytes). + Removing drv_param_init.o(.revsh_text), (4 bytes). + Removing drv_param_init.o(i.drv_param_init_set_scld_filter), (100 bytes). + Removing drv_param_init.o(i.drv_param_init_set_sclu_filter), (28 bytes). + Removing drv_pwm.o(.rev16_text), (4 bytes). + Removing drv_pwm.o(.revsh_text), (4 bytes). + Removing drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_enable), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_counter_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_current_count), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_high_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_low_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_register_callback), (24 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_pwm_int), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_sys_int), (64 bytes). + Removing drv_pwm.o(i.drv_pwm_out_get_sync_flag), (16 bytes). + Removing drv_pwm.o(i.drv_pwm_out_pause), (28 bytes). + Removing drv_pwr.o(.rev16_text), (4 bytes). + Removing drv_pwr.o(.revsh_text), (4 bytes). + Removing drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode), (44 bytes). + Removing drv_pwr.o(i.drv_pwr_set_frame_buff_pd), (28 bytes). + Removing drv_spi_dma.o(.rev16_text), (4 bytes). + Removing drv_spi_dma.o(.revsh_text), (4 bytes). + Removing drv_spi_dma.o(i.__NVIC_ClearPendingIRQ), (24 bytes). + Removing drv_spi_dma.o(i.drv_spi_abort_dma), (108 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_callback), (60 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_ch6_init), (208 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_init), (220 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback), (48 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_irq_callback), (88 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_read), (96 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_write), (60 bytes). + Removing drv_spi_dma.o(i.drv_spis_dma_write), (72 bytes). + Removing drv_spi_dma.o(.bss), (480 bytes). + Removing drv_spi_dma.o(.data), (16 bytes). + Removing drv_spi_master.o(.rev16_text), (4 bytes). + Removing drv_spi_master.o(.revsh_text), (4 bytes). + Removing drv_spi_master.o(i.drv_spi_m_deinit), (40 bytes). + Removing drv_spi_master.o(i.drv_spi_m_disable_int), (68 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_int), (72 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_rx_dma), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_tx_dma), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_get_dma_address), (8 bytes). + Removing drv_spi_master.o(i.drv_spi_m_gpio_init), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_set_intr_callback), (12 bytes). + Removing drv_spi_master.o(i.drv_spi_m_switch_sclk), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_write_data), (44 bytes). + Removing drv_spi_master.o(i.drv_spi_master_init), (164 bytes). + Removing drv_swire.o(.rev16_text), (4 bytes). + Removing drv_swire.o(.revsh_text), (4 bytes). + Removing drv_swire.o(i.drv_swire_register_callback), (12 bytes). + Removing drv_swire.o(i.drv_swire_set_bit_time), (24 bytes). + Removing drv_swire.o(i.drv_swire_set_pulse_count), (12 bytes). + Removing drv_sys_cfg.o(.rev16_text), (4 bytes). + Removing drv_sys_cfg.o(.revsh_text), (4 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_dma_req_mask), (32 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_read_version0_id), (12 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_set_ap_reset), (28 bytes). + Removing drv_timer.o(.rev16_text), (4 bytes). + Removing drv_timer.o(.revsh_text), (4 bytes). + Removing drv_timer.o(i.drv_timer_get_status), (38 bytes). + Removing hal_internal_vsync.o(.rev16_text), (4 bytes). + Removing hal_internal_vsync.o(.revsh_text), (4 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te), (168 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex), (468 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual), (528 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode), (48 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate), (560 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_update_lcdc_addr), (48 bytes). + Removing hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler), (476 bytes). + Removing dcs_packet_fifo.o(i.dcs_packet_get_fifo_size), (16 bytes). + Removing drv_dsi_rx.o(.rev16_text), (4 bytes). + Removing drv_dsi_rx.o(.revsh_text), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate), (66 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_version), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration), (236 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg), (32 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg), (48 bytes). + Removing drv_dsi_rx.o(i.drv_rx_phy_test_read), (12 bytes). + Removing drv_dsi_tx.o(.rev16_text), (4 bytes). + Removing drv_dsi_tx.o(.revsh_text), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_force_interrupt), (8 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_get_phy_status), (6 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_forcepll), (12 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration), (232 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_start), (18 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock), (10 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot), (62 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger), (92 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter), (344 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit), (276 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_sdf_3d), (28 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_bta), (22 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_vpg), (70 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_version), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_vid_shadow), (16 bytes). + Removing drv_dsi_tx.o(i.drv_tx_phy_test_read), (10 bytes). + Removing drv_lcdc.o(.rev16_text), (4 bytes). + Removing drv_lcdc.o(.revsh_text), (4 bytes). + Removing drv_lcdc.o(i.drv_lcdc_config_rgb_to_pentile), (6 bytes). + Removing drv_lcdc.o(i.drv_lcdc_enable), (42 bytes). + Removing drv_lcdc.o(i.drv_lcdc_set_prefetch), (24 bytes). + Removing drv_lcdc.o(i.drv_lcdc_update_shadow_reg), (12 bytes). + Removing drv_memc.o(.rev16_text), (4 bytes). + Removing drv_memc.o(.revsh_text), (4 bytes). + Removing drv_memc.o(i.drv_memc_set_db_frm_time), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_db_int_frame), (28 bytes). + Removing drv_memc.o(i.drv_memc_set_fb_remaining_line_trigger), (12 bytes). + Removing drv_memc.o(i.drv_memc_set_read_trigger_line), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_te_ind), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_tear_hwclr), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_vidc_fb_arb), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_write_trigger_line), (16 bytes). + Removing drv_rxbr.o(.rev16_text), (4 bytes). + Removing drv_rxbr.o(.revsh_text), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_dsc_flush), (16 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_cur_hline_rcv_cnt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_ipi_vsync_interval), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_pix_fmt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_col_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_compress), (24 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_page_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_soft_reset), (98 bytes). + Removing drv_vidc.o(.rev16_text), (4 bytes). + Removing drv_vidc.o(.revsh_text), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_clear_status0), (14 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_cap_pixel), (24 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_signal_frame), (30 bytes). + Removing drv_vidc.o(i.drv_vidc_get_int_source), (38 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status0), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status1), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status2), (6 bytes). + Removing drv_vidc.o(i.drv_vidc_set_dsc_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_frmst_latency), (12 bytes). + Removing drv_vidc.o(i.drv_vidc_set_inff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_irq_line), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_module_enable), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_outff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_update_src_format), (14 bytes). + Removing irq_redirect .o(.rev16_text), (4 bytes). + Removing irq_redirect .o(.revsh_text), (4 bytes). + Removing drv_efuse.o(.rev16_text), (4 bytes). + Removing drv_efuse.o(.revsh_text), (4 bytes). + Removing drv_efuse.o(i.drv_efuse_crc_cal), (128 bytes). + Removing drv_efuse.o(i.drv_efuse_get_default_config), (26 bytes). + Removing drv_efuse.o(i.drv_efuse_int_disable), (12 bytes). + Removing drv_efuse.o(i.drv_efuse_write), (46 bytes). + Removing drv_efuse.o(i.drv_efuse_write_req), (22 bytes). + Removing drv_phy_common.o(.rev16_text), (4 bytes). + Removing drv_phy_common.o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(i.drv_phy_test_read), (8 bytes). + Removing drv_chip_info.o(.rev16_text), (4 bytes). + Removing drv_chip_info.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(.rev16_text), (4 bytes). + Removing drv_dsc_dec.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(i.drv_dsc_dec_set_u32_pps), (120 bytes). + Removing hal_spi_slave.o(.rev16_text), (4 bytes). + Removing hal_spi_slave.o(.revsh_text), (4 bytes). + Removing hal_spi_slave.o(i.hal_spi_s_set_high_impedance), (100 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start), (56 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_busy), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_deinit), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_disable), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_enable), (96 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_flush_fifo), (20 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_get_rxfifo_notempty), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_gpio_init), (8 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_init), (76 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_read_data), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_register_callback), (12 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_reset_tx), (68 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_write_data), (14 bytes). + Removing drv_fls_dma.o(.rev16_text), (4 bytes). + Removing drv_fls_dma.o(.revsh_text), (4 bytes). + Removing drv_fls_dma.o(i.fls_abort_dma), (42 bytes). + Removing drv_fls_dma.o(i.fls_dma_disable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_enable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_read_prepare), (86 bytes). + Removing drv_fls_dma.o(i.fls_dma_write_prepare), (82 bytes). + Removing drv_fls_dma.o(i.fls_read_dmacallback), (32 bytes). + Removing drv_fls_dma.o(i.fls_transfer_create_handle_dma), (208 bytes). + Removing drv_fls_dma.o(i.fls_transfer_dma), (112 bytes). + Removing drv_fls_dma.o(i.fls_transfer_get_receive_count_dma), (44 bytes). + Removing drv_fls_dma.o(i.fls_write_dmacallback), (32 bytes). + Removing drv_fls_dma.o(.data), (8 bytes). + Removing drv_spi_slave.o(.rev16_text), (4 bytes). + Removing drv_spi_slave.o(.revsh_text), (4 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_deinit), (40 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_disable_int), (68 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_int), (72 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_rx_dma), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_tx_dma), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_get_dma_address), (8 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_gpio_init), (24 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_read_data), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_switch_sclk), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_write_data), (44 bytes). + Removing drv_spi_slave.o(i.drv_spi_slave_init), (76 bytes). + Removing drv_uart.o(.rev16_text), (4 bytes). + Removing drv_uart.o(.revsh_text), (4 bytes). + Removing drv_uart.o(i.UART_AbortReceive), (30 bytes). + Removing drv_uart.o(i.UART_AbortSend), (30 bytes). + Removing drv_uart.o(i.UART_Deinit), (28 bytes). + Removing drv_uart.o(i.UART_Disable_IT), (68 bytes). + Removing drv_uart.o(i.UART_EnableDma), (32 bytes). + Removing drv_uart.o(i.UART_Enable_IT), (44 bytes). + Removing drv_uart.o(i.UART_GetDefaultConfig), (72 bytes). + Removing drv_uart.o(i.UART_GetFIFO_Ctrl), (20 bytes). + Removing drv_uart.o(i.UART_GetReceiveCount), (22 bytes). + Removing drv_uart.o(i.UART_GetReceiveStatus), (20 bytes). + Removing drv_uart.o(i.UART_GetRxRingBufferLength), (28 bytes). + Removing drv_uart.o(i.UART_GetSendCount), (22 bytes). + Removing drv_uart.o(i.UART_GetSendStatus), (20 bytes). + Removing drv_uart.o(i.UART_ReadBlocking), (32 bytes). + Removing drv_uart.o(i.UART_ReceiveNonBlocking), (50 bytes). + Removing drv_uart.o(i.UART_ResetTxFIFO), (36 bytes). + Removing drv_uart.o(i.UART_SendNonBlocking), (38 bytes). + Removing drv_uart.o(i.UART_TransferCreateHandle), (96 bytes). + Removing drv_uart.o(i.UART_TransferStartRingBuffer), (30 bytes). + Removing drv_uart.o(.constdata), (1 bytes). + Removing drv_uart_dma.o(.rev16_text), (4 bytes). + Removing drv_uart_dma.o(.revsh_text), (4 bytes). + Removing drv_uart_dma.o(i.UART_DMAInit), (76 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortReceiveDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortSendDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferCreateHandleDMA), (176 bytes). + Removing drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA), (44 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMACallback), (34 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMACallback), (34 bytes). + Removing drv_uart_dma.o(.data), (8 bytes). + Removing drv_wdg.o(.rev16_text), (4 bytes). + Removing drv_wdg.o(.revsh_text), (4 bytes). + Removing drv_wdg.o(i.drv_wdg_enable), (32 bytes). + Removing drv_wdg.o(i.drv_wdg_load_match), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_register_callback), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_sel_mode), (28 bytes). + Removing drv_wdg.o(i.drv_wdg_set_repeat), (12 bytes). + Removing dflti.o(.text), (40 bytes). + +597 unused section(s) (total 27533 bytes) removed from the image. + +============================================================================== + +Image Symbol Table + + Local Symbols + + Symbol Name Value Ov Type Size Object(Section) + + ../clib/../cmprslib/zerorunl2.c 0x00000000 Number 0 __dczerorl2.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uidiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 idiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uldiv.o ABSOLUTE + ../clib/microlib/errno.c 0x00000000 Number 0 errno.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry2.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry5.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8b.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llsshr.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llshl.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llushr.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf3.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf4.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf5.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf6.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf7.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfa.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf8.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf2.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf1.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf0.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfb.o ABSOLUTE + ../clib/microlib/printf/stubs.s 0x00000000 Number 0 stubs.o ABSOLUTE + ../clib/microlib/stdio/streams.c 0x00000000 Number 0 stdout.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpyb.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpya.o ABSOLUTE + ../clib/microlib/string/memset.c 0x00000000 Number 0 memseta.o ABSOLUTE + ../clib/microlib/stubs.s 0x00000000 Number 0 iusefp.o ABSOLUTE + ../fplib/microlib/f2d.c 0x00000000 Number 0 f2d.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 dadd.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 fadd.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 ddiv.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 fdiv.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 depilogue.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 fepilogue.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixul.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dflti.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 ffltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 fflti.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dfltui.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 fmul.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 dmul.o ABSOLUTE + ../fplib/microlib/fpscalb.c 0x00000000 Number 0 fscalb.o ABSOLUTE + ../fplib/microlib/fpsqrt.c 0x00000000 Number 0 dsqrt.o ABSOLUTE + ../mathlib/ceil.c 0x00000000 Number 0 ceil.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt_x.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt.o ABSOLUTE + ..\..\..\src\common\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\..\..\src\common\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\dcs_packet_fifo.c 0x00000000 Number 0 dcs_packet_fifo.o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\internal\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\..\src\app\demo\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\..\src\app\demo\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\..\src\app\demo\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\..\src\app\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\..\src\board\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\..\src\board\startup\startup_ARMCM0.s 0x00000000 Number 0 startup_armcm0.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\hal\\internal\\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\internal\\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\\..\\src\\app\\demo\\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\\..\\src\\app\\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\\..\\src\\board\\board.c 0x00000000 Number 0 board.o ABSOLUTE + cdcmple.s 0x00000000 Number 0 cdcmple.o ABSOLUTE + cdrcmple.s 0x00000000 Number 0 cdrcmple.o ABSOLUTE + cfrcmple.s 0x00000000 Number 0 cfrcmple.o ABSOLUTE + dc.s 0x00000000 Number 0 dc.o ABSOLUTE + handlers.s 0x00000000 Number 0 handlers.o ABSOLUTE + init.s 0x00000000 Number 0 init.o ABSOLUTE + RESET 0x00010000 Section 192 startup_armcm0.o(RESET) + .ARM.Collect$$$$00000000 0x000100c0 Section 0 entry.o(.ARM.Collect$$$$00000000) + .ARM.Collect$$$$00000001 0x000100c0 Section 4 entry2.o(.ARM.Collect$$$$00000001) + .ARM.Collect$$$$00000004 0x000100c4 Section 4 entry5.o(.ARM.Collect$$$$00000004) + .ARM.Collect$$$$00000008 0x000100c8 Section 0 entry7b.o(.ARM.Collect$$$$00000008) + .ARM.Collect$$$$0000000A 0x000100c8 Section 0 entry8b.o(.ARM.Collect$$$$0000000A) + .ARM.Collect$$$$0000000B 0x000100c8 Section 8 entry9a.o(.ARM.Collect$$$$0000000B) + .ARM.Collect$$$$0000000D 0x000100d0 Section 0 entry10a.o(.ARM.Collect$$$$0000000D) + .ARM.Collect$$$$0000000F 0x000100d0 Section 0 entry11a.o(.ARM.Collect$$$$0000000F) + .ARM.Collect$$$$00002712 0x000100d0 Section 4 entry2.o(.ARM.Collect$$$$00002712) + __lit__00000000 0x000100d0 Data 4 entry2.o(.ARM.Collect$$$$00002712) + .text 0x000100d4 Section 120 startup_armcm0.o(.text) + .text 0x0001014c Section 0 uidiv.o(.text) + .text 0x00010178 Section 0 idiv.o(.text) + .text 0x000101a0 Section 0 memcpya.o(.text) + .text 0x000101c4 Section 0 memseta.o(.text) + .text 0x000101e8 Section 0 fadd.o(.text) + .text 0x0001029a Section 0 fmul.o(.text) + .text 0x00010314 Section 0 fdiv.o(.text) + .text 0x00010390 Section 0 fscalb.o(.text) + .text 0x000103a8 Section 0 dadd.o(.text) + .text 0x0001050c Section 0 dmul.o(.text) + .text 0x000105dc Section 0 ddiv.o(.text) + .text 0x000106cc Section 0 fflti.o(.text) + .text 0x000106e2 Section 0 ffltui.o(.text) + .text 0x000106f0 Section 0 dfltui.o(.text) + .text 0x0001070c Section 0 ffixi.o(.text) + .text 0x0001073e Section 0 ffixui.o(.text) + .text 0x00010768 Section 0 dfixi.o(.text) + .text 0x000107b0 Section 0 dfixui.o(.text) + .text 0x000107ec Section 0 f2d.o(.text) + .text 0x00010814 Section 40 cdcmple.o(.text) + .text 0x0001083c Section 20 cfrcmple.o(.text) + .text 0x00010850 Section 0 uldiv.o(.text) + .text 0x000108b0 Section 0 llshl.o(.text) + .text 0x000108d0 Section 0 llushr.o(.text) + .text 0x000108f2 Section 0 llsshr.o(.text) + .text 0x00010918 Section 0 iusefp.o(.text) + .text 0x00010918 Section 0 fepilogue.o(.text) + .text 0x0001099a Section 0 depilogue.o(.text) + .text 0x00010a58 Section 0 dsqrt.o(.text) + .text 0x00010afc Section 0 dfixul.o(.text) + .text 0x00010b3c Section 40 cdrcmple.o(.text) + .text 0x00010b64 Section 36 init.o(.text) + .text 0x00010b88 Section 0 __dczerorl2.o(.text) + i.ADC_IRQn_Handler 0x00010be0 Section 0 irq_redirect .o(i.ADC_IRQn_Handler) + i.AP_NRESET_IRQn_Handler 0x00010bf8 Section 0 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + i.DMA_IRQn_Handler 0x00010c10 Section 0 irq_redirect .o(i.DMA_IRQn_Handler) + i.EXTI_INT0_IRQn_Handler 0x00010c24 Section 0 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + i.EXTI_INT1_IRQn_Handler 0x00010c40 Section 0 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + i.EXTI_INT2_IRQn_Handler 0x00010c5c Section 0 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + i.EXTI_INT3_IRQn_Handler 0x00010c78 Section 0 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + i.EXTI_INT4_IRQn_Handler 0x00010c94 Section 0 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + i.EXTI_INT5_IRQn_Handler 0x00010cb0 Section 0 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + i.EXTI_INT6_IRQn_Handler 0x00010ccc Section 0 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + i.EXTI_INT7_IRQn_Handler 0x00010ce8 Section 0 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + i.FLSCTRL_IRQn_Handler 0x00010d04 Section 0 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + i.Gpio_swire_output 0x00010d18 Section 0 ap_demo.o(i.Gpio_swire_output) + i.HardFault_Handler 0x00010d68 Section 0 irq_redirect .o(i.HardFault_Handler) + i.I2C0_IRQn_Handler 0x00010d7c Section 0 irq_redirect .o(i.I2C0_IRQn_Handler) + i.I2C1_IRQn_Handler 0x00010d94 Section 0 irq_redirect .o(i.I2C1_IRQn_Handler) + i.LCDC_IRQn_Handler 0x00010dac Section 0 irq_redirect .o(i.LCDC_IRQn_Handler) + i.LOG_printf 0x00010dc4 Section 0 tau_log.o(i.LOG_printf) + i.MEMC_IRQn_Handler 0x00010dec Section 0 irq_redirect .o(i.MEMC_IRQn_Handler) + i.MIPI_RX_IRQn_Handler 0x00010e04 Section 0 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + i.MIPI_TX_IRQn_Handler 0x00010e1c Section 0 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + i.PWMDET_IRQn_Handler 0x00010e34 Section 0 irq_redirect .o(i.PWMDET_IRQn_Handler) + i.PWM_Task 0x00010e50 Section 0 ap_demo.o(i.PWM_Task) + i.S20_Start_init 0x00010e80 Section 0 app_tp_transfer.o(i.S20_Start_init) + i.SPIM_IRQn_Handler 0x00010fb4 Section 0 irq_redirect .o(i.SPIM_IRQn_Handler) + i.SPIS_IRQn_Handler 0x00010fd0 Section 0 irq_redirect .o(i.SPIS_IRQn_Handler) + i.UART_DisableDma 0x00010fec Section 0 drv_uart.o(i.UART_DisableDma) + i.UART_GetInstance 0x00010fee Section 0 drv_uart.o(i.UART_GetInstance) + i.__scatterload_copy 0x00010ff2 Section 14 handlers.o(i.__scatterload_copy) + .ARM.__at_0x11000 0x00011000 Section 20 drv_common.o(.ARM.__at_0x11000) + i.__scatterload_null 0x00011014 Section 2 handlers.o(i.__scatterload_null) + .constdata 0x00011016 Section 1 app_tp_for_custom_s8.o(.constdata) + .ARM.__at_0x11018 0x00011018 Section 4 drv_common.o(.ARM.__at_0x11018) + i.SWIRE_IRQn_Handler 0x0001101c Section 0 irq_redirect .o(i.SWIRE_IRQn_Handler) + i.SysTick_Handler 0x00011038 Section 0 irq_redirect .o(i.SysTick_Handler) + i.TIMER0_IRQn_Handler 0x00011050 Section 0 irq_redirect .o(i.TIMER0_IRQn_Handler) + i.TIMER1_IRQn_Handler 0x00011068 Section 0 irq_redirect .o(i.TIMER1_IRQn_Handler) + i.TIMER2_IRQn_Handler 0x00011080 Section 0 irq_redirect .o(i.TIMER2_IRQn_Handler) + i.TIMER3_IRQn_Handler 0x00011098 Section 0 irq_redirect .o(i.TIMER3_IRQn_Handler) + i.UART0_IRQ_Handle 0x000110b0 Section 0 drv_uart.o(i.UART0_IRQ_Handle) + i.UART_IRQn_Handler 0x000110cc Section 0 irq_redirect .o(i.UART_IRQn_Handler) + i.UART_ResetRxFIFO 0x000110e4 Section 0 drv_uart.o(i.UART_ResetRxFIFO) + i.UART_SetBaudRate 0x00011108 Section 0 drv_uart.o(i.UART_SetBaudRate) + i.UART_SwitchSCLK 0x00011150 Section 0 drv_uart.o(i.UART_SwitchSCLK) + i.UART_TransferHandleIRQ 0x0001116a Section 0 drv_uart.o(i.UART_TransferHandleIRQ) + i.UART_WriteBlocking 0x0001129e Section 0 drv_uart.o(i.UART_WriteBlocking) + i.UART_init 0x000112b8 Section 0 drv_uart.o(i.UART_init) + i.VIDC_IRQn_Handler 0x00011374 Section 0 irq_redirect .o(i.VIDC_IRQn_Handler) + i.VPRE_IRQn_Handler 0x0001138c Section 0 irq_redirect .o(i.VPRE_IRQn_Handler) + i.WDG_IRQn_Handler 0x000113a4 Section 0 irq_redirect .o(i.WDG_IRQn_Handler) + i.__0printf 0x000113bc Section 0 printfa.o(i.__0printf) + i.__0vsprintf 0x000113dc Section 0 printfa.o(i.__0vsprintf) + i.__ARM_clz 0x00011400 Section 0 depilogue.o(i.__ARM_clz) + i.__ARM_common_switch8 0x0001142e Section 0 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + i.__NVIC_ClearPendingIRQ 0x00011448 Section 0 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011449 Thumb Code 18 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011460 Section 0 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011461 Thumb Code 18 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_DisableIRQ 0x00011478 Section 0 drv_rxbr.o(i.__NVIC_DisableIRQ) + __NVIC_DisableIRQ 0x00011479 Thumb Code 26 drv_rxbr.o(i.__NVIC_DisableIRQ) + i.__NVIC_EnableIRQ 0x00011498 Section 0 drv_rxbr.o(i.__NVIC_EnableIRQ) + __NVIC_EnableIRQ 0x00011499 Thumb Code 18 drv_rxbr.o(i.__NVIC_EnableIRQ) + i.__NVIC_SetPriority 0x000114b0 Section 0 hal_spi_slave.o(i.__NVIC_SetPriority) + __NVIC_SetPriority 0x000114b1 Thumb Code 60 hal_spi_slave.o(i.__NVIC_SetPriority) + i.__scatterload_zeroinit 0x000114f4 Section 14 handlers.o(i.__scatterload_zeroinit) + i.__set_errno 0x00011504 Section 0 errno.o(i.__set_errno) + i._fp_digits 0x00011510 Section 0 printfa.o(i._fp_digits) + _fp_digits 0x00011511 Thumb Code 344 printfa.o(i._fp_digits) + i._printf_core 0x00011684 Section 0 printfa.o(i._printf_core) + _printf_core 0x00011685 Thumb Code 1754 printfa.o(i._printf_core) + i._printf_post_padding 0x00011d70 Section 0 printfa.o(i._printf_post_padding) + _printf_post_padding 0x00011d71 Thumb Code 32 printfa.o(i._printf_post_padding) + i._printf_pre_padding 0x00011d90 Section 0 printfa.o(i._printf_pre_padding) + _printf_pre_padding 0x00011d91 Thumb Code 44 printfa.o(i._printf_pre_padding) + i._sputc 0x00011dbc Section 0 printfa.o(i._sputc) + _sputc 0x00011dbd Thumb Code 10 printfa.o(i._sputc) + i.ap_dcs_read 0x00011dc8 Section 0 ap_demo.o(i.ap_dcs_read) + ap_dcs_read 0x00011dc9 Thumb Code 666 ap_demo.o(i.ap_dcs_read) + i.ap_demo 0x000120ac Section 0 ap_demo.o(i.ap_demo) + i.ap_get_reg_ca 0x000122dc Section 0 ap_demo.o(i.ap_get_reg_ca) + ap_get_reg_ca 0x000122dd Thumb Code 62 ap_demo.o(i.ap_get_reg_ca) + i.ap_get_reg_df 0x00012348 Section 0 ap_demo.o(i.ap_get_reg_df) + ap_get_reg_df 0x00012349 Thumb Code 134 ap_demo.o(i.ap_get_reg_df) + i.ap_reset_cb 0x000123d4 Section 0 ap_demo.o(i.ap_reset_cb) + ap_reset_cb 0x000123d5 Thumb Code 40 ap_demo.o(i.ap_reset_cb) + i.ap_set_backlight 0x00012448 Section 0 ap_demo.o(i.ap_set_backlight) + ap_set_backlight 0x00012449 Thumb Code 62 ap_demo.o(i.ap_set_backlight) + i.ap_set_backlight_51 0x000124b4 Section 0 ap_demo.o(i.ap_set_backlight_51) + ap_set_backlight_51 0x000124b5 Thumb Code 46 ap_demo.o(i.ap_set_backlight_51) + i.ap_set_display_off 0x00012508 Section 0 ap_demo.o(i.ap_set_display_off) + ap_set_display_off 0x00012509 Thumb Code 30 ap_demo.o(i.ap_set_display_off) + i.ap_set_display_on 0x00012548 Section 0 ap_demo.o(i.ap_set_display_on) + ap_set_display_on 0x00012549 Thumb Code 18 ap_demo.o(i.ap_set_display_on) + i.ap_set_enter_sleep_mode 0x00012578 Section 0 ap_demo.o(i.ap_set_enter_sleep_mode) + ap_set_enter_sleep_mode 0x00012579 Thumb Code 86 ap_demo.o(i.ap_set_enter_sleep_mode) + i.ap_set_exit_sleep_mode 0x000125fc Section 0 ap_demo.o(i.ap_set_exit_sleep_mode) + ap_set_exit_sleep_mode 0x000125fd Thumb Code 22 ap_demo.o(i.ap_set_exit_sleep_mode) + i.ap_set_tp_calibration_04 0x0001263c Section 0 ap_demo.o(i.ap_set_tp_calibration_04) + ap_set_tp_calibration_04 0x0001263d Thumb Code 22 ap_demo.o(i.ap_set_tp_calibration_04) + i.ap_tp_calibration 0x00012658 Section 0 app_tp_transfer.o(i.ap_tp_calibration) + i.app_ADC_IRQn_Handler 0x00012708 Section 0 drv_rxbr.o(i.app_ADC_IRQn_Handler) + i.app_AP_NRESET_IRQn_Handler 0x00012724 Section 0 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + i.app_EXTI_INT0_IRQn_Handler 0x00012748 Section 0 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + i.app_EXTI_INT1_IRQn_Handler 0x00012764 Section 0 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + i.app_EXTI_INT2_IRQn_Handler 0x00012780 Section 0 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + i.app_EXTI_INT3_IRQn_Handler 0x0001279c Section 0 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + i.app_EXTI_INT4_IRQn_Handler 0x000127b8 Section 0 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + i.app_EXTI_INT5_IRQn_Handler 0x000127d4 Section 0 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + i.app_EXTI_INT6_IRQn_Handler 0x000127f0 Section 0 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + i.app_EXTI_INT7_IRQn_Handler 0x0001280c Section 0 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + i.app_HardFault_Handler 0x00012828 Section 0 drv_common.o(i.app_HardFault_Handler) + i.app_I2C0_IRQn_Handler 0x00012870 Section 0 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + i.app_I2C1_IRQn_Handler 0x00012888 Section 0 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + i.app_LCDC_IRQn_Handler 0x00012898 Section 0 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + i.app_MEMC_IRQn_Handler 0x00012a3c Section 0 drv_memc.o(i.app_MEMC_IRQn_Handler) + i.app_MIPI_RX_IRQn_Handler 0x00012ac4 Section 0 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + i.app_MIPI_TX_IRQn_Handler 0x00012d5c Section 0 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + i.app_PWMDET_IRQn_Handler 0x00012dfc Section 0 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + i.app_SPIM_IRQn_Handler 0x00012e44 Section 0 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + i.app_SPIS_IRQn_Handler 0x00012e74 Section 0 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + i.app_SWIRE_IRQn_Handler 0x00013074 Section 0 drv_swire.o(i.app_SWIRE_IRQn_Handler) + i.app_SysTick_Handler 0x00013094 Section 0 drv_common.o(i.app_SysTick_Handler) + i.app_TIMER0_IRQn_Handler 0x000130ac Section 0 drv_timer.o(i.app_TIMER0_IRQn_Handler) + i.app_TIMER1_IRQn_Handler 0x000130b6 Section 0 drv_timer.o(i.app_TIMER1_IRQn_Handler) + i.app_TIMER2_IRQn_Handler 0x000130c0 Section 0 drv_timer.o(i.app_TIMER2_IRQn_Handler) + i.app_TIMER3_IRQn_Handler 0x000130ca Section 0 drv_timer.o(i.app_TIMER3_IRQn_Handler) + i.app_UART_IRQn_Handler 0x000130d4 Section 0 drv_uart.o(i.app_UART_IRQn_Handler) + i.app_VIDC_IRQn_Handler 0x000130dc Section 0 drv_vidc.o(i.app_VIDC_IRQn_Handler) + i.app_VPRE_IRQn_Handler 0x000130f8 Section 0 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + i.app_WDG_IRQn_Handler 0x00013114 Section 0 drv_wdg.o(i.app_WDG_IRQn_Handler) + i.app_dma_irq_handler 0x0001314c Section 0 drv_dma.o(i.app_dma_irq_handler) + i.app_fls_ctrl_Handler 0x0001315c Section 0 norflash.o(i.app_fls_ctrl_Handler) + i.app_tp_I2C_init 0x0001318c Section 0 app_tp_transfer.o(i.app_tp_I2C_init) + i.app_tp_calibration_exec 0x000131b0 Section 0 ap_demo.o(i.app_tp_calibration_exec) + i.app_tp_i2cs_callback 0x0001320c Section 0 app_tp_transfer.o(i.app_tp_i2cs_callback) + app_tp_i2cs_callback 0x0001320d Thumb Code 42 app_tp_transfer.o(i.app_tp_i2cs_callback) + i.app_tp_init 0x0001323c Section 0 app_tp_transfer.o(i.app_tp_init) + i.app_tp_m_read 0x00013290 Section 0 app_tp_transfer.o(i.app_tp_m_read) + app_tp_m_read 0x00013291 Thumb Code 32 app_tp_transfer.o(i.app_tp_m_read) + i.app_tp_m_write 0x000132b0 Section 0 app_tp_transfer.o(i.app_tp_m_write) + app_tp_m_write 0x000132b1 Thumb Code 8 app_tp_transfer.o(i.app_tp_m_write) + i.app_tp_phone_analysis_data 0x000132b8 Section 0 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + i.app_tp_phone_clear_reset_on 0x00013620 Section 0 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + i.app_tp_s_read 0x0001362c Section 0 app_tp_transfer.o(i.app_tp_s_read) + i.app_tp_s_write 0x00013634 Section 0 app_tp_transfer.o(i.app_tp_s_write) + i.app_tp_screen_analysis_int 0x0001363c Section 0 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + i.app_tp_screen_init 0x00013928 Section 0 app_tp_transfer.o(i.app_tp_screen_init) + i.app_tp_screen_int_callback 0x00013958 Section 0 app_tp_transfer.o(i.app_tp_screen_int_callback) + app_tp_screen_int_callback 0x00013959 Thumb Code 8 app_tp_transfer.o(i.app_tp_screen_int_callback) + i.app_tp_transfer_screen_const 0x00013964 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_const) + app_tp_transfer_screen_const 0x00013965 Thumb Code 50 app_tp_transfer.o(i.app_tp_transfer_screen_const) + i.app_tp_transfer_screen_int 0x000139a4 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_int) + i.app_tp_transfer_screen_start 0x00013a98 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_start) + i.board_Init 0x00013aac Section 0 board.o(i.board_Init) + i.calc_framebuffer_setting 0x00013ad0 Section 0 hal_internal_vsync.o(i.calc_framebuffer_setting) + i.ceil 0x00013fc0 Section 0 ceil.o(i.ceil) + i.check_mipi_rx_tx_video_info 0x00014088 Section 0 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + check_mipi_rx_tx_video_info 0x00014089 Thumb Code 44 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + i.check_pkt_buf_rev 0x000140b4 Section 0 hal_internal_vsync.o(i.check_pkt_buf_rev) + check_pkt_buf_rev 0x000140b5 Thumb Code 90 hal_internal_vsync.o(i.check_pkt_buf_rev) + i.dcs_packet_fifo_alloc 0x00014148 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + i.dcs_packet_fifo_init 0x000141a0 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + i.dcs_packet_free_fifo_header 0x000141b8 Section 0 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + i.dcs_packet_get_fifo_header 0x000141fc Section 0 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + i.dcs_sw_filter 0x00014220 Section 0 hal_internal_vsync.o(i.dcs_sw_filter) + dcs_sw_filter 0x00014221 Thumb Code 24 hal_internal_vsync.o(i.dcs_sw_filter) + i.delayMs 0x0001423c Section 0 tau_delay.o(i.delayMs) + i.delayUs 0x00014254 Section 0 tau_delay.o(i.delayUs) + i.drv_ap_rst_trig_edge_detect 0x00014278 Section 0 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + i.drv_chip_info_get_info 0x000142b0 Section 0 drv_chip_info.o(i.drv_chip_info_get_info) + i.drv_chip_info_init 0x000142bc Section 0 drv_chip_info.o(i.drv_chip_info_init) + i.drv_chip_rx_info_check 0x000142fc Section 0 drv_chip_info.o(i.drv_chip_rx_info_check) + i.drv_chip_rx_init_done 0x000143ac Section 0 drv_chip_info.o(i.drv_chip_rx_init_done) + i.drv_common_enable_systick 0x000143c0 Section 0 drv_common.o(i.drv_common_enable_systick) + i.drv_common_system_init 0x00014418 Section 0 drv_common.o(i.drv_common_system_init) + i.drv_crgu_config_reset_modules 0x00014420 Section 0 drv_crgu.o(i.drv_crgu_config_reset_modules) + i.drv_crgu_set_ahb_pre_div 0x00014430 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + i.drv_crgu_set_ahb_src 0x00014444 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_src) + i.drv_crgu_set_clock 0x00014458 Section 0 drv_crgu.o(i.drv_crgu_set_clock) + i.drv_crgu_set_dpi_mux_src 0x00014478 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + i.drv_crgu_set_dpi_pre_div 0x0001448c Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + i.drv_crgu_set_dpi_pre_src 0x000144a4 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + i.drv_crgu_set_dsc_core_div 0x000144b8 Section 0 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + i.drv_crgu_set_dsco_src 0x000144cc Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src) + i.drv_crgu_set_dsco_src_div 0x000144e0 Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + i.drv_crgu_set_fb_div 0x000144f4 Section 0 drv_crgu.o(i.drv_crgu_set_fb_div) + i.drv_crgu_set_fb_src 0x00014508 Section 0 drv_crgu.o(i.drv_crgu_set_fb_src) + i.drv_crgu_set_lcdc_div 0x0001451c Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_div) + i.drv_crgu_set_lcdc_src 0x00014530 Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_src) + i.drv_crgu_set_mipi_cfg_src 0x00014544 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + i.drv_crgu_set_mipi_ref_src 0x00014558 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + i.drv_crgu_set_reset 0x00014570 Section 0 drv_crgu.o(i.drv_crgu_set_reset) + i.drv_crgu_set_rxbr_div 0x00014588 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_div) + i.drv_crgu_set_rxbr_src 0x0001459c Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_src) + i.drv_crgu_set_vidc_src 0x000145b0 Section 0 drv_crgu.o(i.drv_crgu_set_vidc_src) + i.drv_dma_clear_flag 0x000145c4 Section 0 drv_dma.o(i.drv_dma_clear_flag) + i.drv_dma_create_handle 0x000145dc Section 0 drv_dma.o(i.drv_dma_create_handle) + i.drv_dma_disenable_channel 0x000145f8 Section 0 drv_dma.o(i.drv_dma_disenable_channel) + i.drv_dma_enable_channel 0x00014608 Section 0 drv_dma.o(i.drv_dma_enable_channel) + i.drv_dma_enable_channel_interrupts 0x00014618 Section 0 drv_dma.o(i.drv_dma_enable_channel_interrupts) + i.drv_dma_get_channel_flag 0x0001463c Section 0 drv_dma.o(i.drv_dma_get_channel_flag) + i.drv_dma_irq_handler 0x00014648 Section 0 drv_dma.o(i.drv_dma_irq_handler) + i.drv_dma_prepar_transfer 0x000146d8 Section 0 drv_dma.o(i.drv_dma_prepar_transfer) + i.drv_dma_set_burst 0x000146ea Section 0 drv_dma.o(i.drv_dma_set_burst) + i.drv_dma_set_callback 0x00014704 Section 0 drv_dma.o(i.drv_dma_set_callback) + i.drv_dma_set_transfer 0x0001470c Section 0 drv_dma.o(i.drv_dma_set_transfer) + i.drv_dsc_dec_convert_pps_rc_parameter 0x00014750 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + i.drv_dsc_dec_disable 0x00014786 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_disable) + i.drv_dsc_dec_enable 0x00014794 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_enable) + i.drv_dsc_dec_get_nslc 0x00014808 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + i.drv_dsc_dec_set_u8_pps 0x00014812 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + i.drv_dsi_rx_calc_ipi_tx_delay 0x0001483c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + i.drv_dsi_rx_enable_irq 0x00014940 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + i.drv_dsi_rx_get_color_bpp 0x00014980 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + drv_dsi_rx_get_color_bpp 0x00014981 Thumb Code 62 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + i.drv_dsi_rx_get_color_pcc 0x000149d0 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + drv_dsi_rx_get_color_pcc 0x000149d1 Thumb Code 24 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + i.drv_dsi_rx_get_compression_en 0x000149ec Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + i.drv_dsi_rx_get_max_ret_size 0x000149f4 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + i.drv_dsi_rx_power_up 0x000149fa Section 0 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + i.drv_dsi_rx_set_ctrl_cfg 0x00014a08 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + i.drv_dsi_rx_set_ddi_cfg 0x00014a28 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + i.drv_dsi_rx_set_inten 0x00014a38 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + i.drv_dsi_rx_set_ipi_cfg 0x00014a3c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + i.drv_dsi_rx_set_lane_swap 0x00014a4c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + i.drv_dsi_rx_set_resp_cnt 0x00014a92 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + i.drv_dsi_rx_set_up_phy 0x00014ab8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + i.drv_dsi_rx_shut_down 0x00014bbc Section 0 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + i.drv_dsi_tx_command_header 0x00014bca Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + i.drv_dsi_tx_command_mode_cfg 0x00014bde Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + i.drv_dsi_tx_command_put_payload 0x00014c4a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + i.drv_dsi_tx_config_eotp 0x00014c4e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + i.drv_dsi_tx_config_int 0x00014c66 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + i.drv_dsi_tx_dpi_lpcmd_time 0x00014c6e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + i.drv_dsi_tx_dpi_mode 0x00014c76 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + i.drv_dsi_tx_dpi_polarity 0x00014c80 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + i.drv_dsi_tx_edpi_cmd_size 0x00014ca4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + i.drv_dsi_tx_get_cmd_status 0x00014ca8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + i.drv_dsi_tx_mode 0x00014cac Section 0 drv_dsi_tx.o(i.drv_dsi_tx_mode) + i.drv_dsi_tx_phy_clock_lane_auto_lp 0x00014cb0 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + i.drv_dsi_tx_phy_clock_lane_req_hs 0x00014cc8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + i.drv_dsi_tx_phy_lane_mode 0x00014ce2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + i.drv_dsi_tx_phy_status_ready 0x00014cee Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + i.drv_dsi_tx_phy_status_stopstate 0x00014d52 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + i.drv_dsi_tx_phy_test_setup 0x00014d90 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + i.drv_dsi_tx_phy_time_cfg 0x00014ec4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + i.drv_dsi_tx_powerup 0x00014ee2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + i.drv_dsi_tx_response_mode 0x00014eea Section 0 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + i.drv_dsi_tx_set_bta_ack 0x00014f06 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + i.drv_dsi_tx_set_esc_div 0x00014f1e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + i.drv_dsi_tx_set_int 0x00014f2c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + i.drv_dsi_tx_set_time_out_div 0x00014f6c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + i.drv_dsi_tx_set_video_chunk 0x00014f7c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + i.drv_dsi_tx_set_video_timing 0x00014f84 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + i.drv_dsi_tx_shutdown 0x00014fa6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + i.drv_dsi_tx_timeout_cfg 0x00014fae Section 0 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + i.drv_dsi_tx_video_mode_cfg 0x00014fd4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + i.drv_dsi_tx_video_mode_disable_hact_cmd 0x0001507e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + i.drv_dsi_tx_video_mode_set_lp_cmd 0x00015094 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + i.drv_efuse_enter_inactive 0x000150ac Section 0 drv_efuse.o(i.drv_efuse_enter_inactive) + i.drv_efuse_int_enable 0x000150da Section 0 drv_efuse.o(i.drv_efuse_int_enable) + i.drv_efuse_read 0x000150e6 Section 0 drv_efuse.o(i.drv_efuse_read) + i.drv_efuse_read_req 0x00015118 Section 0 drv_efuse.o(i.drv_efuse_read_req) + i.drv_gpio_get_input_data 0x00015130 Section 0 drv_gpio.o(i.drv_gpio_get_input_data) + i.drv_gpio_register_ap_reset_callback 0x00015148 Section 0 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + i.drv_gpio_register_callback 0x00015154 Section 0 drv_gpio.o(i.drv_gpio_register_callback) + i.drv_gpio_set_int 0x00015168 Section 0 drv_gpio.o(i.drv_gpio_set_int) + i.drv_gpio_set_ioe 0x000151b8 Section 0 drv_gpio.o(i.drv_gpio_set_ioe) + i.drv_gpio_set_mode0 0x000151d8 Section 0 drv_gpio.o(i.drv_gpio_set_mode0) + i.drv_gpio_set_mode1 0x000151e8 Section 0 drv_gpio.o(i.drv_gpio_set_mode1) + i.drv_gpio_set_mode2 0x000151f8 Section 0 drv_gpio.o(i.drv_gpio_set_mode2) + i.drv_gpio_set_mode3 0x00015208 Section 0 drv_gpio.o(i.drv_gpio_set_mode3) + i.drv_gpio_set_output_data 0x00015218 Section 0 hal_gpio.o(i.drv_gpio_set_output_data) + drv_gpio_set_output_data 0x00015219 Thumb Code 26 hal_gpio.o(i.drv_gpio_set_output_data) + i.drv_gpio_set_pull_state 0x00015238 Section 0 drv_gpio.o(i.drv_gpio_set_pull_state) + i.drv_i2c0_set_callback 0x00015368 Section 0 drv_i2c_slave.o(i.drv_i2c0_set_callback) + i.drv_i2c1_set_callback 0x00015374 Section 0 drv_i2c_master.o(i.drv_i2c1_set_callback) + i.drv_i2c_dma_callback 0x00015380 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_callback) + drv_i2c_dma_callback 0x00015381 Thumb Code 40 drv_i2c_dma.o(i.drv_i2c_dma_callback) + i.drv_i2c_dma_init 0x000153b4 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_init) + i.drv_i2c_enable_rx_dma 0x00015460 Section 0 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + i.drv_i2c_enable_tx_dma 0x0001547a Section 0 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + i.drv_i2c_m_clear_it_pending_bit 0x00015494 Section 0 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + i.drv_i2c_m_enable 0x000154f4 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable) + i.drv_i2c_m_enable_intr 0x00015504 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + i.drv_i2c_master_init 0x0001553c Section 0 drv_i2c_master.o(i.drv_i2c_master_init) + i.drv_i2c_master_read_dma 0x000155c8 Section 0 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + i.drv_i2c_master_write_dma 0x00015624 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + i.drv_i2c_master_write_read_cmd 0x00015660 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + drv_i2c_master_write_read_cmd 0x00015661 Thumb Code 62 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + i.drv_i2c_s_clear_it_pending_bit 0x0001569e Section 0 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + i.drv_i2c_s_config_intr 0x000156e0 Section 0 drv_i2c_slave.o(i.drv_i2c_s_config_intr) + i.drv_i2c_s_enable 0x000156e4 Section 0 drv_i2c_slave.o(i.drv_i2c_s_enable) + i.drv_i2c_s_get_fifo_status 0x000156ec Section 0 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + i.drv_i2c_s_set_intr 0x00015700 Section 0 drv_i2c_slave.o(i.drv_i2c_s_set_intr) + i.drv_i2c_s_write_data 0x00015750 Section 0 drv_i2c_slave.o(i.drv_i2c_s_write_data) + i.drv_i2c_set_dma_irq_callback 0x0001576c Section 0 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + i.drv_i2c_slave_init 0x000157c4 Section 0 drv_i2c_slave.o(i.drv_i2c_slave_init) + i.drv_i2c_slave_write_dma 0x000157f8 Section 0 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + i.drv_lcdc_config_bypass 0x00015810 Section 0 drv_lcdc.o(i.drv_lcdc_config_bypass) + i.drv_lcdc_config_ccm 0x00015828 Section 0 drv_lcdc.o(i.drv_lcdc_config_ccm) + i.drv_lcdc_config_disp_mode 0x00015858 Section 0 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + i.drv_lcdc_config_dpi_polarity 0x0001586e Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + i.drv_lcdc_config_dpi_timing 0x00015892 Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + i.drv_lcdc_config_edpi_mode 0x000158b8 Section 0 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + i.drv_lcdc_config_endianness 0x000158ce Section 0 drv_lcdc.o(i.drv_lcdc_config_endianness) + i.drv_lcdc_config_input_size 0x000158e4 Section 0 drv_lcdc.o(i.drv_lcdc_config_input_size) + i.drv_lcdc_config_int 0x000158f0 Section 0 drv_lcdc.o(i.drv_lcdc_config_int) + i.drv_lcdc_config_int_single 0x0001590e Section 0 drv_lcdc.o(i.drv_lcdc_config_int_single) + i.drv_lcdc_config_overwrite 0x00015930 Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite) + i.drv_lcdc_config_overwrite_rgb 0x00015952 Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + i.drv_lcdc_config_partial_display_area 0x0001595e Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + i.drv_lcdc_config_partial_display_enable 0x00015978 Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + i.drv_lcdc_config_scale_up_coef 0x0001599a Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + i.drv_lcdc_config_scale_up_step 0x000159b4 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + i.drv_lcdc_config_src_parameter 0x000159c0 Section 0 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + i.drv_lcdc_config_thresh 0x00015a0c Section 0 drv_lcdc.o(i.drv_lcdc_config_thresh) + i.drv_lcdc_ctrl_flow 0x00015a12 Section 0 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + i.drv_lcdc_enable_shadow_reg 0x00015a24 Section 0 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + i.drv_lcdc_set_int 0x00015a44 Section 0 drv_lcdc.o(i.drv_lcdc_set_int) + i.drv_lcdc_set_video_hw_mode 0x00015a84 Section 0 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + i.drv_lcdc_start 0x00015a98 Section 0 drv_lcdc.o(i.drv_lcdc_start) + i.drv_memc_clear_status 0x00015ab8 Section 0 drv_memc.o(i.drv_memc_clear_status) + i.drv_memc_enable_irq 0x00015ac4 Section 0 drv_memc.o(i.drv_memc_enable_irq) + i.drv_memc_gen_a_tear_signal 0x00015b04 Section 0 drv_memc.o(i.drv_memc_gen_a_tear_signal) + i.drv_memc_get_status 0x00015b10 Section 0 drv_memc.o(i.drv_memc_get_status) + i.drv_memc_rate_transfer_sel 0x00015b22 Section 0 drv_memc.o(i.drv_memc_rate_transfer_sel) + i.drv_memc_sel_vsync 0x00015b32 Section 0 drv_memc.o(i.drv_memc_sel_vsync) + i.drv_memc_set_active_height 0x00015b40 Section 0 drv_memc.o(i.drv_memc_set_active_height) + i.drv_memc_set_data_mode 0x00015b54 Section 0 drv_memc.o(i.drv_memc_set_data_mode) + i.drv_memc_set_double_buffer 0x00015b60 Section 0 drv_memc.o(i.drv_memc_set_double_buffer) + i.drv_memc_set_double_buffer_reverse 0x00015b70 Section 0 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + i.drv_memc_set_fs_en_conditions 0x00015b82 Section 0 drv_memc.o(i.drv_memc_set_fs_en_conditions) + i.drv_memc_set_inten 0x00015b92 Section 0 drv_memc.o(i.drv_memc_set_inten) + i.drv_memc_set_lcdc_st_conditions 0x00015ba8 Section 0 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + i.drv_memc_set_ltpo_mode 0x00015bc0 Section 0 drv_memc.o(i.drv_memc_set_ltpo_mode) + i.drv_memc_set_tear_mode 0x00015bda Section 0 drv_memc.o(i.drv_memc_set_tear_mode) + i.drv_memc_set_tear_waveform 0x00015be8 Section 0 drv_memc.o(i.drv_memc_set_tear_waveform) + i.drv_memc_set_vidc_sync_cnt 0x00015c10 Section 0 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + i.drv_param_init_get_ccm 0x00015c20 Section 0 drv_param_init.o(i.drv_param_init_get_ccm) + i.drv_param_init_get_scld_filter_h 0x00015c28 Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + i.drv_param_init_get_scld_filter_v 0x00015c3c Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + i.drv_param_init_get_sclu_filter 0x00015c50 Section 0 drv_param_init.o(i.drv_param_init_get_sclu_filter) + i.drv_param_init_set_ccm 0x00015c58 Section 0 drv_param_init.o(i.drv_param_init_set_ccm) + i.drv_param_p2r_filter_init 0x00015c6c Section 0 drv_param_init.o(i.drv_param_p2r_filter_init) + i.drv_phy_enable_calibration 0x00015c90 Section 0 drv_phy_common.o(i.drv_phy_enable_calibration) + i.drv_phy_get_calibration 0x00015ca0 Section 0 drv_phy_common.o(i.drv_phy_get_calibration) + i.drv_phy_get_pll_para 0x00015cdc Section 0 drv_phy_common.o(i.drv_phy_get_pll_para) + i.drv_phy_get_rate_para 0x00015d3c Section 0 drv_phy_common.o(i.drv_phy_get_rate_para) + i.drv_phy_test_clear 0x00015d90 Section 0 drv_phy_common.o(i.drv_phy_test_clear) + i.drv_phy_test_lock 0x00015da0 Section 0 drv_phy_common.o(i.drv_phy_test_lock) + i.drv_phy_test_write_1_byte 0x00015db8 Section 0 drv_phy_common.o(i.drv_phy_test_write_1_byte) + i.drv_phy_test_write_2_byte 0x00015dd8 Section 0 drv_phy_common.o(i.drv_phy_test_write_2_byte) + i.drv_phy_test_write_code 0x00015dfe Section 0 drv_phy_common.o(i.drv_phy_test_write_code) + i.drv_phy_test_write_data 0x00015e1c Section 0 drv_phy_common.o(i.drv_phy_test_write_data) + drv_phy_test_write_data 0x00015e1d Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_data) + i.drv_pwm_out_enable 0x00015e3c Section 0 drv_pwm.o(i.drv_pwm_out_enable) + i.drv_pwm_out_set_control 0x00015e5c Section 0 drv_pwm.o(i.drv_pwm_out_set_control) + i.drv_pwm_out_set_period 0x00015e68 Section 0 drv_pwm.o(i.drv_pwm_out_set_period) + i.drv_pwm_out_set_sync_mode 0x00015e74 Section 0 drv_pwm.o(i.drv_pwm_out_set_sync_mode) + i.drv_pwm_out_set_threshold 0x00015e94 Section 0 drv_pwm.o(i.drv_pwm_out_set_threshold) + i.drv_pwr_set_cp_mode 0x00015ea0 Section 0 drv_pwr.o(i.drv_pwr_set_cp_mode) + i.drv_pwr_set_pvd_mode 0x00015ec0 Section 0 drv_pwr.o(i.drv_pwr_set_pvd_mode) + i.drv_pwr_set_system_clk_src 0x00015ed8 Section 0 drv_pwr.o(i.drv_pwr_set_system_clk_src) + i.drv_rx_phy_test_clear 0x00015f10 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + drv_rx_phy_test_clear 0x00015f11 Thumb Code 12 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + i.drv_rx_phy_test_lock 0x00015f1c Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + drv_rx_phy_test_lock 0x00015f1d Thumb Code 16 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + i.drv_rx_phy_test_write_1_byte 0x00015f2c Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + drv_rx_phy_test_write_1_byte 0x00015f2d Thumb Code 20 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + i.drv_rx_phy_test_write_2_byte 0x00015f40 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + drv_rx_phy_test_write_2_byte 0x00015f41 Thumb Code 22 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + i.drv_rxbr_clear_pkt_buffer 0x00015f56 Section 0 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + i.drv_rxbr_clear_status0 0x00015f60 Section 0 drv_rxbr.o(i.drv_rxbr_clear_status0) + i.drv_rxbr_enable_irq 0x00015f64 Section 0 drv_rxbr.o(i.drv_rxbr_enable_irq) + i.drv_rxbr_frame_drop_cfg 0x00015fc0 Section 0 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + i.drv_rxbr_get_clk 0x00015fd4 Section 0 drv_rxbr.o(i.drv_rxbr_get_clk) + i.drv_rxbr_get_col_addr 0x00016038 Section 0 drv_rxbr.o(i.drv_rxbr_get_col_addr) + i.drv_rxbr_get_int_source 0x0001603c Section 0 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + drv_rxbr_get_int_source 0x0001603d Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + i.drv_rxbr_get_page_addr 0x0001604e Section 0 drv_rxbr.o(i.drv_rxbr_get_page_addr) + i.drv_rxbr_get_status0 0x00016052 Section 0 hal_internal_vsync.o(i.drv_rxbr_get_status0) + drv_rxbr_get_status0 0x00016053 Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_status0) + i.drv_rxbr_hline_rcv0_cfg 0x00016064 Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + i.drv_rxbr_hline_rcv_cfg 0x00016070 Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + i.drv_rxbr_register_irq0_callback 0x00016078 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + i.drv_rxbr_register_irq1_callback 0x00016084 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + i.drv_rxbr_set_ack_pkt_header 0x00016090 Section 0 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + i.drv_rxbr_set_cmd_filter 0x000160a4 Section 0 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + i.drv_rxbr_set_color_format 0x00016170 Section 0 drv_rxbr.o(i.drv_rxbr_set_color_format) + i.drv_rxbr_set_inten 0x00016184 Section 0 drv_rxbr.o(i.drv_rxbr_set_inten) + i.drv_rxbr_set_ltpo_drop_th 0x00016198 Section 0 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + i.drv_rxbr_set_usr_cfg 0x000161a8 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + i.drv_rxbr_set_usr_col 0x000161ce Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_col) + i.drv_rxbr_set_usr_row 0x000161d6 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_row) + i.drv_spi_m_read_data 0x000161e0 Section 0 drv_spi_master.o(i.drv_spi_m_read_data) + i.drv_swire_enable 0x00016200 Section 0 drv_swire.o(i.drv_swire_enable) + i.drv_swire_set_int 0x0001621c Section 0 drv_swire.o(i.drv_swire_set_int) + i.drv_swire_set_power_down 0x00016270 Section 0 drv_swire.o(i.drv_swire_set_power_down) + i.drv_sys_cfg_clear_all_int 0x0001628c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + i.drv_sys_cfg_clear_pending 0x00016298 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + i.drv_sys_cfg_sel_ap_rst_lvl_trig 0x000162c0 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + i.drv_sys_cfg_sel_ap_rst_trig 0x000162d8 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + i.drv_sys_cfg_sel_gpio_group 0x000162f4 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + i.drv_sys_cfg_sel_int_trig 0x00016318 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + i.drv_sys_cfg_set_dma_rx_req 0x0001633c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + i.drv_sys_cfg_set_dma_tx_req 0x0001634c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + i.drv_sys_cfg_set_int 0x0001635c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + i.drv_timer_clear_status_flags 0x00016380 Section 0 drv_timer.o(i.drv_timer_clear_status_flags) + drv_timer_clear_status_flags 0x00016381 Thumb Code 26 drv_timer.o(i.drv_timer_clear_status_flags) + i.drv_timer_enable 0x0001639a Section 0 drv_timer.o(i.drv_timer_enable) + i.drv_timer_get_instance 0x000163bc Section 0 drv_timer.o(i.drv_timer_get_instance) + i.drv_timer_get_prescaler 0x000163cc Section 0 drv_timer.o(i.drv_timer_get_prescaler) + i.drv_timer_handle_interrupt 0x000163dc Section 0 drv_timer.o(i.drv_timer_handle_interrupt) + drv_timer_handle_interrupt 0x000163dd Thumb Code 62 drv_timer.o(i.drv_timer_handle_interrupt) + i.drv_timer_register_callback 0x00016420 Section 0 drv_timer.o(i.drv_timer_register_callback) + i.drv_timer_set_compare_val 0x00016434 Section 0 drv_timer.o(i.drv_timer_set_compare_val) + i.drv_timer_set_int 0x00016444 Section 0 drv_timer.o(i.drv_timer_set_int) + i.drv_timer_set_prescaler 0x00016498 Section 0 drv_timer.o(i.drv_timer_set_prescaler) + i.drv_timer_set_repeat 0x000164c0 Section 0 drv_timer.o(i.drv_timer_set_repeat) + i.drv_tx_phy_test_clear 0x000164d0 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + drv_tx_phy_test_clear 0x000164d1 Thumb Code 10 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + i.drv_tx_phy_test_enter 0x000164da Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + i.drv_tx_phy_test_exit 0x000164f6 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + i.drv_tx_phy_test_write_1_byte 0x00016512 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + drv_tx_phy_test_write_1_byte 0x00016513 Thumb Code 18 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + i.drv_tx_phy_test_write_2_byte 0x00016524 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + drv_tx_phy_test_write_2_byte 0x00016525 Thumb Code 20 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + i.drv_tx_phy_test_write_code 0x00016538 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + drv_tx_phy_test_write_code 0x00016539 Thumb Code 16 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + i.drv_vidc_clear_irq 0x00016548 Section 0 drv_vidc.o(i.drv_vidc_clear_irq) + i.drv_vidc_enable 0x00016550 Section 0 drv_vidc.o(i.drv_vidc_enable) + i.drv_vidc_enable_irq 0x00016568 Section 0 drv_vidc.o(i.drv_vidc_enable_irq) + i.drv_vidc_get_irq_status 0x000165a8 Section 0 drv_vidc.o(i.drv_vidc_get_irq_status) + i.drv_vidc_init_module_enable 0x000165bc Section 0 drv_vidc.o(i.drv_vidc_init_module_enable) + i.drv_vidc_register_callback 0x000165e4 Section 0 drv_vidc.o(i.drv_vidc_register_callback) + i.drv_vidc_reset 0x000165f0 Section 0 drv_vidc.o(i.drv_vidc_reset) + i.drv_vidc_set_dst_parameter 0x000165f6 Section 0 drv_vidc.o(i.drv_vidc_set_dst_parameter) + i.drv_vidc_set_irqen 0x00016632 Section 0 drv_vidc.o(i.drv_vidc_set_irqen) + i.drv_vidc_set_mirror 0x00016646 Section 0 drv_vidc.o(i.drv_vidc_set_mirror) + i.drv_vidc_set_p2r_hcoef0 0x00016656 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + i.drv_vidc_set_p2r_hinitb 0x0001665e Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + i.drv_vidc_set_p2r_hinitr 0x00016684 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + i.drv_vidc_set_pentile_swap 0x000166ac Section 0 drv_vidc.o(i.drv_vidc_set_pentile_swap) + i.drv_vidc_set_pu_ctrl 0x000166c4 Section 0 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + i.drv_vidc_set_rotation 0x000166ce Section 0 drv_vidc.o(i.drv_vidc_set_rotation) + i.drv_vidc_set_scld_hcoef0 0x000166de Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + i.drv_vidc_set_scld_hcoef1 0x000166e8 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + i.drv_vidc_set_scld_step 0x000166f2 Section 0 drv_vidc.o(i.drv_vidc_set_scld_step) + i.drv_vidc_set_scld_vcoef0 0x00016704 Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + i.drv_vidc_set_scld_vcoef1 0x0001670e Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + i.drv_vidc_set_src_parameter 0x00016718 Section 0 drv_vidc.o(i.drv_vidc_set_src_parameter) + i.drv_wdg_clear_counter 0x00016730 Section 0 drv_wdg.o(i.drv_wdg_clear_counter) + i.drv_wdg_clear_edge_flag 0x00016740 Section 0 drv_wdg.o(i.drv_wdg_clear_edge_flag) + drv_wdg_clear_edge_flag 0x00016741 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_edge_flag) + i.drv_wdg_read_edge_flag 0x00016750 Section 0 drv_wdg.o(i.drv_wdg_read_edge_flag) + drv_wdg_read_edge_flag 0x00016751 Thumb Code 10 drv_wdg.o(i.drv_wdg_read_edge_flag) + i.drv_wdg_set_int 0x00016760 Section 0 drv_wdg.o(i.drv_wdg_set_int) + i.fls_clr_interrupt_flag 0x000167a0 Section 0 drv_fls.o(i.fls_clr_interrupt_flag) + i.fputc 0x000167aa Section 0 tau_log.o(i.fputc) + i.hal_dsi_rx_ctrl_create_handle 0x000167c0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + i.hal_dsi_rx_ctrl_deinit 0x000167f4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + i.hal_dsi_rx_ctrl_dsc_async_handler 0x00016890 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + i.hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016914 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + i.hal_dsi_rx_ctrl_get_max_ret_size 0x0001693c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + i.hal_dsi_rx_ctrl_init 0x00016964 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + i.hal_dsi_rx_ctrl_init_clk 0x000169c4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + hal_dsi_rx_ctrl_init_clk 0x000169c5 Thumb Code 332 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + i.hal_dsi_rx_ctrl_init_dsi_rx 0x00016b68 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + hal_dsi_rx_ctrl_init_dsi_rx 0x00016b69 Thumb Code 184 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + i.hal_dsi_rx_ctrl_init_memc 0x00016c40 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + hal_dsi_rx_ctrl_init_memc 0x00016c41 Thumb Code 334 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + i.hal_dsi_rx_ctrl_init_rxbr 0x00016d98 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + hal_dsi_rx_ctrl_init_rxbr 0x00016d99 Thumb Code 312 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + i.hal_dsi_rx_ctrl_init_vidc 0x00016ee0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + hal_dsi_rx_ctrl_init_vidc 0x00016ee1 Thumb Code 544 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + i.hal_dsi_rx_ctrl_send_ack_cmd 0x0001710c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + i.hal_dsi_rx_ctrl_set_cus_sync_line 0x000171fc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + i.hal_dsi_rx_ctrl_set_hw_tear_mode 0x00017230 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + i.hal_dsi_rx_ctrl_set_ipi_cfg 0x00017264 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + hal_dsi_rx_ctrl_set_ipi_cfg 0x00017265 Thumb Code 50 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + i.hal_dsi_rx_ctrl_set_rxbr_clk 0x0001729c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + hal_dsi_rx_ctrl_set_rxbr_clk 0x0001729d Thumb Code 114 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + i.hal_dsi_rx_ctrl_set_sw_tear_mode 0x00017310 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + i.hal_dsi_rx_ctrl_start 0x00017344 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + i.hal_dsi_rx_ctrl_stop 0x00017380 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + i.hal_dsi_rx_ctrl_toggle_resolution 0x000173bc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + i.hal_dsi_tx_calc_video_chunks 0x000173dc Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + hal_dsi_tx_calc_video_chunks 0x000173dd Thumb Code 384 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + i.hal_dsi_tx_config_params_for_lane_rate 0x0001756c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + hal_dsi_tx_config_params_for_lane_rate 0x0001756d Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + i.hal_dsi_tx_count_lane_rate 0x000175a0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + hal_dsi_tx_count_lane_rate 0x000175a1 Thumb Code 1022 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + i.hal_dsi_tx_ctrl_create_handle 0x000179f0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + i.hal_dsi_tx_ctrl_deinit 0x00017a1c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + i.hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017aa0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + i.hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017aec Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + i.hal_dsi_tx_ctrl_init 0x00017b14 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + i.hal_dsi_tx_ctrl_init_clk 0x00017bb8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + hal_dsi_tx_ctrl_init_clk 0x00017bb9 Thumb Code 36 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + i.hal_dsi_tx_ctrl_panel_reset_pin 0x00017bdc Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + i.hal_dsi_tx_ctrl_set_ccm 0x00017be8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + i.hal_dsi_tx_ctrl_set_overwrite_rgb 0x00017c08 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + i.hal_dsi_tx_ctrl_set_partial_disp 0x00017c1c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + i.hal_dsi_tx_ctrl_set_partial_disp_area 0x00017c2c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + i.hal_dsi_tx_ctrl_start 0x00017c50 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + i.hal_dsi_tx_ctrl_stop 0x00017cec Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + i.hal_dsi_tx_ctrl_write_array_cmd 0x00017d30 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + i.hal_dsi_tx_ctrl_write_cmd 0x00017e08 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + i.hal_dsi_tx_init_data_mode 0x00017eb8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + hal_dsi_tx_init_data_mode 0x00017eb9 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + i.hal_dsi_tx_init_dpi_cfg 0x00017efc Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + hal_dsi_tx_init_dpi_cfg 0x00017efd Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + i.hal_dsi_tx_init_interrupt 0x00017f2c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + hal_dsi_tx_init_interrupt 0x00017f2d Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + i.hal_dsi_tx_init_phy_cfg 0x00017f4c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + hal_dsi_tx_init_phy_cfg 0x00017f4d Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + i.hal_dsi_tx_init_remains 0x00017f6c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + hal_dsi_tx_init_remains 0x00017f6d Thumb Code 142 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + i.hal_dsi_tx_init_video_mode 0x00018000 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + hal_dsi_tx_init_video_mode 0x00018001 Thumb Code 82 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + i.hal_dsi_tx_send_cmd 0x00018058 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + hal_dsi_tx_send_cmd 0x00018059 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + i.hal_gpio_ctrl_eint 0x0001809c Section 0 hal_gpio.o(i.hal_gpio_ctrl_eint) + i.hal_gpio_get_input_data 0x000180b4 Section 0 hal_gpio.o(i.hal_gpio_get_input_data) + i.hal_gpio_init_eint 0x000180c8 Section 0 hal_gpio.o(i.hal_gpio_init_eint) + i.hal_gpio_init_input 0x00018108 Section 0 hal_gpio.o(i.hal_gpio_init_input) + i.hal_gpio_init_output 0x00018128 Section 0 hal_gpio.o(i.hal_gpio_init_output) + i.hal_gpio_reg_eint_cb 0x00018150 Section 0 hal_gpio.o(i.hal_gpio_reg_eint_cb) + i.hal_gpio_set_ap_reset_int 0x00018168 Section 0 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + i.hal_gpio_set_mode 0x000181b8 Section 0 hal_gpio.o(i.hal_gpio_set_mode) + i.hal_gpio_set_output_data 0x00018218 Section 0 hal_gpio.o(i.hal_gpio_set_output_data) + i.hal_gpio_set_pull_state 0x00018220 Section 0 hal_gpio.o(i.hal_gpio_set_pull_state) + i.hal_i2c_m_dma_init 0x00018240 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_init) + i.hal_i2c_m_dma_read 0x000182ac Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_read) + i.hal_i2c_m_dma_write 0x000182cc Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_write) + i.hal_i2c_m_transfer_complate 0x000182e8 Section 0 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + i.hal_i2c_master_irq_callback 0x000182f4 Section 0 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + hal_i2c_master_irq_callback 0x000182f5 Thumb Code 24 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + i.hal_i2c_s_dma_user_callback 0x00018314 Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + hal_i2c_s_dma_user_callback 0x00018315 Thumb Code 12 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + i.hal_i2c_s_dma_write 0x00018324 Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + i.hal_i2c_s_init 0x00018370 Section 0 hal_i2c_slave.o(i.hal_i2c_s_init) + i.hal_i2c_s_nonblocking_read 0x00018438 Section 0 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + i.hal_i2c_s_set_transfer 0x0001844c Section 0 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + i.hal_i2c_slave_irq_callback 0x00018458 Section 0 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + hal_i2c_slave_irq_callback 0x00018459 Thumb Code 354 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + i.hal_internal_init_memc 0x000185cc Section 0 hal_internal_vsync.o(i.hal_internal_init_memc) + i.hal_internal_sync_get_fb_setting 0x000186c8 Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + i.hal_internal_sync_get_hight_performan_mode 0x000186d8 Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) + i.hal_internal_sync_input_resolution_change 0x000186e8 Section 0 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + i.hal_internal_update_dpi_param 0x00018914 Section 0 hal_internal_vsync.o(i.hal_internal_update_dpi_param) + i.hal_internal_video_mode_auto_sync 0x00018924 Section 0 hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) + i.hal_internal_vsync_deinit 0x00018a30 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + i.hal_internal_vsync_get_rx_state 0x00018a58 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + i.hal_internal_vsync_get_sync_line 0x00018a64 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + i.hal_internal_vsync_get_tear_mode 0x00018a7c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) + i.hal_internal_vsync_get_tx_state 0x00018a88 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + i.hal_internal_vsync_init_rx 0x00018a94 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + i.hal_internal_vsync_init_tx 0x00018bac Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + i.hal_internal_vsync_set_auto_hw_filter 0x00018c5c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + i.hal_internal_vsync_set_rx_state 0x00018d78 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + i.hal_internal_vsync_set_sync_line 0x00018d8c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + i.hal_internal_vsync_set_tear_mode 0x00018db0 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + i.hal_internal_vsync_set_tx_state 0x00018e00 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + i.hal_lcdc_config_ccm 0x00018e80 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + hal_lcdc_config_ccm 0x00018e81 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + i.hal_lcdc_config_remains 0x00018ea4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + hal_lcdc_config_remains 0x00018ea5 Thumb Code 84 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + i.hal_lcdc_config_rgb_to_pentile 0x00018efc Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + hal_lcdc_config_rgb_to_pentile 0x00018efd Thumb Code 14 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + i.hal_lcdc_config_upscaler 0x00018f10 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + hal_lcdc_config_upscaler 0x00018f11 Thumb Code 348 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + i.hal_lcdc_init_cfg 0x00019074 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + hal_lcdc_init_cfg 0x00019075 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + i.hal_lcdc_init_clk 0x000190b4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + hal_lcdc_init_clk 0x000190b5 Thumb Code 422 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + i.hal_lcdc_init_interrupt 0x00019264 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + hal_lcdc_init_interrupt 0x00019265 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + i.hal_pwm_out_common_config 0x000192a4 Section 0 hal_pwm.o(i.hal_pwm_out_common_config) + hal_pwm_out_common_config 0x000192a5 Thumb Code 32 hal_pwm.o(i.hal_pwm_out_common_config) + i.hal_pwm_out_config_all 0x000192c4 Section 0 hal_pwm.o(i.hal_pwm_out_config_all) + i.hal_pwm_out_convert_time 0x000192d4 Section 0 hal_pwm.o(i.hal_pwm_out_convert_time) + hal_pwm_out_convert_time 0x000192d5 Thumb Code 124 hal_pwm.o(i.hal_pwm_out_convert_time) + i.hal_pwm_out_init 0x0001935c Section 0 hal_pwm.o(i.hal_pwm_out_init) + i.hal_spi_m_clear_rxfifo 0x00019368 Section 0 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + i.hal_swire_deinit 0x00019376 Section 0 hal_swire.o(i.hal_swire_deinit) + i.hal_swire_open 0x00019388 Section 0 hal_swire.o(i.hal_swire_open) + i.hal_system_enable_systick 0x0001939e Section 0 hal_system.o(i.hal_system_enable_systick) + i.hal_system_init 0x000193a8 Section 0 hal_system.o(i.hal_system_init) + i.hal_system_init_console 0x00019430 Section 0 hal_system.o(i.hal_system_init_console) + i.hal_system_set_phy_calibration 0x0001944c Section 0 hal_system.o(i.hal_system_set_phy_calibration) + i.hal_system_set_pvd 0x00019454 Section 0 hal_system.o(i.hal_system_set_pvd) + i.hal_system_set_vcc 0x0001945c Section 0 hal_system.o(i.hal_system_set_vcc) + i.hal_timer_deinit 0x00019464 Section 0 hal_timer.o(i.hal_timer_deinit) + i.hal_timer_init 0x00019492 Section 0 hal_timer.o(i.hal_timer_init) + i.hal_timer_start 0x000194ac Section 0 hal_timer.o(i.hal_timer_start) + i.hal_timer_stop 0x000194f4 Section 0 hal_timer.o(i.hal_timer_stop) + i.hal_uart_init 0x0001951c Section 0 hal_uart.o(i.hal_uart_init) + i.hal_uart_transmit_blocking 0x000195a8 Section 0 hal_uart.o(i.hal_uart_transmit_blocking) + i.handle_init 0x000195b8 Section 0 irq_redirect .o(i.handle_init) + i.init_mipi_tx 0x000196c8 Section 0 ap_demo.o(i.init_mipi_tx) + init_mipi_tx 0x000196c9 Thumb Code 106 ap_demo.o(i.init_mipi_tx) + i.init_panel 0x0001973c Section 0 ap_demo.o(i.init_panel) + init_panel 0x0001973d Thumb Code 160 ap_demo.o(i.init_panel) + i.main 0x00019808 Section 0 main.o(i.main) + i.open_mipi_rx 0x00019814 Section 0 ap_demo.o(i.open_mipi_rx) + open_mipi_rx 0x00019815 Thumb Code 112 ap_demo.o(i.open_mipi_rx) + i.pps_update_handle 0x0001989c Section 0 ap_demo.o(i.pps_update_handle) + pps_update_handle 0x0001989d Thumb Code 64 ap_demo.o(i.pps_update_handle) + i.rx_get_dcs_packet_data 0x00019900 Section 0 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + rx_get_dcs_packet_data 0x00019901 Thumb Code 654 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + i.rx_partial_update 0x00019cf4 Section 0 hal_internal_vsync.o(i.rx_partial_update) + rx_partial_update 0x00019cf5 Thumb Code 358 hal_internal_vsync.o(i.rx_partial_update) + i.rx_receive_packet 0x00019e6c Section 0 hal_internal_vsync.o(i.rx_receive_packet) + rx_receive_packet 0x00019e6d Thumb Code 128 hal_internal_vsync.o(i.rx_receive_packet) + i.rx_receive_pps 0x00019ef8 Section 0 hal_internal_vsync.o(i.rx_receive_pps) + rx_receive_pps 0x00019ef9 Thumb Code 268 hal_internal_vsync.o(i.rx_receive_pps) + i.rxbr_irq0_callback 0x0001a078 Section 0 hal_internal_vsync.o(i.rxbr_irq0_callback) + rxbr_irq0_callback 0x0001a079 Thumb Code 158 hal_internal_vsync.o(i.rxbr_irq0_callback) + i.rxbr_irq1_callback 0x0001a11c Section 0 hal_internal_vsync.o(i.rxbr_irq1_callback) + rxbr_irq1_callback 0x0001a11d Thumb Code 316 hal_internal_vsync.o(i.rxbr_irq1_callback) + i.soft_gen_te 0x0001a2f0 Section 0 hal_internal_vsync.o(i.soft_gen_te) + soft_gen_te 0x0001a2f1 Thumb Code 166 hal_internal_vsync.o(i.soft_gen_te) + i.soft_gen_te_double_buffer 0x0001a3b4 Section 0 hal_internal_vsync.o(i.soft_gen_te_double_buffer) + soft_gen_te_double_buffer 0x0001a3b5 Thumb Code 166 hal_internal_vsync.o(i.soft_gen_te_double_buffer) + i.soft_te_timer_cb 0x0001a474 Section 0 ap_demo.o(i.soft_te_timer_cb) + soft_te_timer_cb 0x0001a475 Thumb Code 36 ap_demo.o(i.soft_te_timer_cb) + i.soft_timer3_cb 0x0001a4a0 Section 0 ap_demo.o(i.soft_timer3_cb) + soft_timer3_cb 0x0001a4a1 Thumb Code 36 ap_demo.o(i.soft_timer3_cb) + i.sqrt 0x0001a4d0 Section 0 sqrt.o(i.sqrt) + i.translate_data 0x0001a518 Section 0 ap_demo.o(i.translate_data) + i.vidc_callback 0x0001a884 Section 0 hal_internal_vsync.o(i.vidc_callback) + vidc_callback 0x0001a885 Thumb Code 232 hal_internal_vsync.o(i.vidc_callback) + i.vpre_err_reset 0x0001a98c Section 0 hal_internal_vsync.o(i.vpre_err_reset) + vpre_err_reset 0x0001a98d Thumb Code 184 hal_internal_vsync.o(i.vpre_err_reset) + i.vsync_set_te_mode 0x0001aa5c Section 0 hal_internal_vsync.o(i.vsync_set_te_mode) + vsync_set_te_mode 0x0001aa5d Thumb Code 300 hal_internal_vsync.o(i.vsync_set_te_mode) + .constdata 0x0001ac28 Section 10087 ap_demo.o(.constdata) + g_cus_rx_dcs_execute_table 0x0001ac28 Data 120 ap_demo.o(.constdata) + .constdata 0x0001d38f Section 8158 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f370 Section 36 hal_dsi_tx_ctrl.o(.constdata) + .constdata 0x0001f394 Section 210 hal_gpio.o(.constdata) + s_gpio_map 0x0001f394 Data 120 hal_gpio.o(.constdata) + s_gpio_perf 0x0001f40c Data 90 hal_gpio.o(.constdata) + .constdata 0x0001f468 Section 32 hal_i2c_slave.o(.constdata) + sg_i2c_s_config 0x0001f468 Data 32 hal_i2c_slave.o(.constdata) + .constdata 0x0001f488 Section 8 drv_param_init.o(.constdata) + .constdata 0x0001f490 Section 390 drv_phy_common.o(.constdata) + phy_para_mapping_h 0x0001f490 Data 184 drv_phy_common.o(.constdata) + phy_para_mapping_l 0x0001f548 Data 128 drv_phy_common.o(.constdata) + phy_data_high_map 0x0001f5c8 Data 48 drv_phy_common.o(.constdata) + phy_data_lp_map 0x0001f5f8 Data 30 drv_phy_common.o(.constdata) + .conststring 0x0001f618 Section 72 hal_dsi_rx_ctrl.o(.conststring) + .conststring 0x0001f660 Section 67 hal_dsi_tx_ctrl.o(.conststring) + .conststring 0x0001f6a4 Section 308 hal_internal_vsync.o(.conststring) + .ARM.__AT_0x00070100 0x00070100 Section 192 irq_redirect .o(.ARM.__AT_0x00070100) + .data 0x000701d0 Section 40 ap_demo.o(.data) + g_calibration_flag 0x000701d0 Data 1 ap_demo.o(.data) + g_need_enter_sleep_mode 0x000701d1 Data 1 ap_demo.o(.data) + g_exit_sleep_mode 0x000701d2 Data 1 ap_demo.o(.data) + panel_display_done 0x000701d3 Data 1 ap_demo.o(.data) + flag_b1 0x000701d6 Data 1 ap_demo.o(.data) + flag_ca 0x000701d7 Data 1 ap_demo.o(.data) + cmd_0a_flag 0x000701d9 Data 1 ap_demo.o(.data) + read_bl_data 0x000701dc Data 2 ap_demo.o(.data) + read_bl_data_bak 0x000701de Data 2 ap_demo.o(.data) + g_rx_ctrl_handle 0x000701ec Data 4 ap_demo.o(.data) + g_tx_ctrl_handle 0x000701f0 Data 4 ap_demo.o(.data) + value_reg_df 0x000701f4 Data 4 ap_demo.o(.data) + .data 0x000701f8 Section 46 app_tp_transfer.o(.data) + s_spim_write 0x000701f8 Data 1 app_tp_transfer.o(.data) + s_screen_int_flag 0x000701f9 Data 1 app_tp_transfer.o(.data) + s_phone_reset_flag 0x000701fa Data 1 app_tp_transfer.o(.data) + s_screen_int_transfer_status 0x000701fb Data 1 app_tp_transfer.o(.data) + s_screen_const_transfer_count 0x000701fd Data 1 app_tp_transfer.o(.data) + screen_int_transfer_count 0x000701fe Data 1 app_tp_transfer.o(.data) + screen_int_transfer_buffer_ready 0x000701ff Data 1 app_tp_transfer.o(.data) + .data 0x00070226 Section 230 app_tp_for_custom_s8.o(.data) + app_tp_count 0x00070230 Data 1 app_tp_for_custom_s8.o(.data) + phone_85_flag 0x00070231 Data 1 app_tp_for_custom_s8.o(.data) + phone_F6_flag 0x00070232 Data 1 app_tp_for_custom_s8.o(.data) + phone_E4_flag 0x00070233 Data 1 app_tp_for_custom_s8.o(.data) + phone_72_flag 0x00070234 Data 1 app_tp_for_custom_s8.o(.data) + phone_75_flag 0x00070235 Data 1 app_tp_for_custom_s8.o(.data) + phone_92_flag 0x00070236 Data 1 app_tp_for_custom_s8.o(.data) + phone_74_flag 0x00070237 Data 1 app_tp_for_custom_s8.o(.data) + u16CoordY 0x0007023c Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX 0x0007023e Data 2 app_tp_for_custom_s8.o(.data) + u16CoordY_back 0x00070240 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX_back 0x00070242 Data 2 app_tp_for_custom_s8.o(.data) + .data 0x0007030c Section 1 app_tp_for_custom_s8.o(.data) + .data 0x0007030d Section 1 app_tp_for_custom_s8.o(.data) + .data 0x0007030e Section 1 app_tp_for_custom_s8.o(.data) + .data 0x0007030f Section 3 app_tp_for_custom_s8.o(.data) + .data 0x00070312 Section 5 app_tp_for_custom_s8.o(.data) + .data 0x00070318 Section 48 app_tp_for_custom_s8.o(.data) + .data 0x00070348 Section 8 hal_dsi_rx_ctrl.o(.data) + g_hw_auto_filter 0x00070348 Data 1 hal_dsi_rx_ctrl.o(.data) + g_esc_clk 0x0007034c Data 4 hal_dsi_rx_ctrl.o(.data) + .data 0x00070350 Section 3 hal_dsi_tx_ctrl.o(.data) + g_tx_vcom_en 0x00070350 Data 1 hal_dsi_tx_ctrl.o(.data) + g_tx_vpg_en 0x00070351 Data 1 hal_dsi_tx_ctrl.o(.data) + g_tx_mode 0x00070352 Data 1 hal_dsi_tx_ctrl.o(.data) + .data 0x00070353 Section 1 hal_i2c_master.o(.data) + s_i2c_m_transfer_end 0x00070353 Data 1 hal_i2c_master.o(.data) + .data 0x00070354 Section 32 hal_i2c_slave.o(.data) + s_txbuffer_complate 0x00070354 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_dma_end 0x00070355 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_receive_cnt 0x00070356 Data 1 hal_i2c_slave.o(.data) + sg_i2c_s_index 0x00070357 Data 1 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer 0x00070358 Data 4 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer_size 0x0007035c Data 4 hal_i2c_slave.o(.data) + hal_i2c_s_callback 0x00070360 Data 4 hal_i2c_slave.o(.data) + sg_tx_byte_num 0x00070364 Data 4 hal_i2c_slave.o(.data) + s_receive_count 0x00070368 Data 4 hal_i2c_slave.o(.data) + s_tx_buffer_t 0x0007036c Data 4 hal_i2c_slave.o(.data) + tx_sum 0x00070370 Data 4 hal_i2c_slave.o(.data) + .data 0x00070374 Section 1 hal_pwm.o(.data) + sg_pwm_run 0x00070374 Data 1 hal_pwm.o(.data) + .data 0x00070378 Section 18 norflash.o(.data) + tmprg 0x00070380 Data 4 norflash.o(.data) + .data 0x0007038c Section 12 drv_common.o(.data) + s_my_tick 0x0007038c Data 4 drv_common.o(.data) + .data 0x00070398 Section 4 drv_gpio.o(.data) + g_ap_reset_cb 0x00070398 Data 4 drv_gpio.o(.data) + .data 0x0007039c Section 8 drv_i2c_dma.o(.data) + i2c0_dma_callback 0x0007039c Data 4 drv_i2c_dma.o(.data) + i2c1_dma_callback 0x000703a0 Data 4 drv_i2c_dma.o(.data) + .data 0x000703a4 Section 4 drv_i2c_master.o(.data) + i2c1_intr_callback 0x000703a4 Data 4 drv_i2c_master.o(.data) + .data 0x000703a8 Section 4 drv_i2c_slave.o(.data) + i2c0_intr_callback 0x000703a8 Data 4 drv_i2c_slave.o(.data) + .data 0x000703ac Section 1188 drv_param_init.o(.data) + .data 0x00070850 Section 12 drv_pwm.o(.data) + s_pwm_type 0x00070850 Data 1 drv_pwm.o(.data) + s_pwm_cb 0x00070854 Data 8 drv_pwm.o(.data) + .data 0x0007085c Section 4 drv_spi_master.o(.data) + SPIM_intr_callback 0x0007085c Data 4 drv_spi_master.o(.data) + .data 0x00070860 Section 8 drv_swire.o(.data) + s_swire_cb 0x00070860 Data 8 drv_swire.o(.data) + .data 0x00070868 Section 1 drv_sys_cfg.o(.data) + sg_ap_rstn_trigger_type 0x00070868 Data 1 drv_sys_cfg.o(.data) + .data 0x0007086c Section 80 drv_timer.o(.data) + sg_timer_info 0x0007086c Data 80 drv_timer.o(.data) + .data 0x000708bc Section 12 hal_internal_vsync.o(.data) + sg_cmd_mode_tx_start 0x000708bc Data 1 hal_internal_vsync.o(.data) + sg_cur_te_info 0x000708c0 Data 4 hal_internal_vsync.o(.data) + .data 0x000708c8 Section 8 drv_rxbr.o(.data) + .data 0x000708d0 Section 4 drv_vidc.o(.data) + .data 0x000708d4 Section 1 drv_phy_common.o(.data) + g_phy_calibration 0x000708d4 Data 1 drv_phy_common.o(.data) + .data 0x000708d8 Section 12 drv_chip_info.o(.data) + sg_chip_info 0x000708d8 Data 4 drv_chip_info.o(.data) + sg_chip_function 0x000708dc Data 4 drv_chip_info.o(.data) + sg_chip_encrypt 0x000708e0 Data 4 drv_chip_info.o(.data) + .data 0x000708e4 Section 8 drv_uart.o(.data) + s_UartFcrReg 0x000708e4 Data 4 drv_uart.o(.data) + uart_userData 0x000708e8 Data 4 drv_uart.o(.data) + .data 0x000708ec Section 12 drv_wdg.o(.data) + sg_wdg_repeat 0x000708ec Data 1 drv_wdg.o(.data) + sg_wdg_cb 0x000708f0 Data 8 drv_wdg.o(.data) + .data 0x000708f8 Section 4 stdout.o(.data) + .data 0x000708fc Section 4 errno.o(.data) + _errno 0x000708fc Data 4 errno.o(.data) + .bss 0x00070900 Section 400 app_tp_transfer.o(.bss) + s_screen_read_buffer 0x00070900 Data 200 app_tp_transfer.o(.bss) + s_phone_read_buffer 0x000709c8 Data 200 app_tp_transfer.o(.bss) + .bss 0x00070a90 Section 196 hal_dsi_rx_ctrl.o(.bss) + g_rx_ctrl_handle 0x00070a90 Data 196 hal_dsi_rx_ctrl.o(.bss) + .bss 0x00070b54 Section 76 hal_dsi_tx_ctrl.o(.bss) + g_tx_ctrl_handle 0x00070b54 Data 76 hal_dsi_tx_ctrl.o(.bss) + .bss 0x00070ba0 Section 256 tau_log.o(.bss) + .bss 0x00070ca0 Section 208 hal_uart.o(.bss) + .bss 0x00070d70 Section 28 drv_dma.o(.bss) + s_dma_handle 0x00070d70 Data 28 drv_dma.o(.bss) + .bss 0x00070d8c Section 64 drv_gpio.o(.bss) + s_gpio_cb 0x00070d8c Data 64 drv_gpio.o(.bss) + .bss 0x00070dcc Section 320 drv_i2c_dma.o(.bss) + i2c0_dma_slave_handle 0x00070dcc Data 160 drv_i2c_dma.o(.bss) + i2c1_dma_master_handle 0x00070e6c Data 160 drv_i2c_dma.o(.bss) + .bss 0x00070f0c Section 2436 hal_internal_vsync.o(.bss) + g_imm_buffer 0x00071770 Data 255 hal_internal_vsync.o(.bss) + sg_te_info 0x00071870 Data 12 hal_internal_vsync.o(.bss) + g_imm_packet 0x0007187c Data 20 hal_internal_vsync.o(.bss) + .bss 0x00071890 Section 4144 dcs_packet_fifo.o(.bss) + .bss 0x000728c0 Section 32 hal_spi_slave.o(.bss) + STACK 0x000728e0 Section 4096 startup_armcm0.o(STACK) + + Global Symbols + + Symbol Name Value Ov Type Size Object(Section) + + BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEJ$EBA8$MICROLIB$REQ8$PRES8$EABIv2 0x00000000 Number 0 anon$$obj.o ABSOLUTE + __ARM_use_no_argv 0x00000000 Number 0 main.o ABSOLUTE + _printf_a 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_c 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_charcount 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_d 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_e 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_f 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_flags 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_g 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_i 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_int_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_l 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ll 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lld 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lli 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llo 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llu 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llx 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_oct 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ls 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_mbtowc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_n 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_o 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_p 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_percent 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_pre_padding 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_return_value 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_s 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_sizespec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_str 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_signed 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_unsigned 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_u 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wctomb 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_widthprec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_x 0x00000000 Number 0 stubs.o ABSOLUTE + __cpp_initialize__aeabi_ - Undefined Weak Reference + __cxa_finalize - Undefined Weak Reference + _clock_init - Undefined Weak Reference + _microlib_exit - Undefined Weak Reference + __Vectors_Size 0x000000c0 Number 0 startup_armcm0.o ABSOLUTE + __Vectors 0x00010000 Data 4 startup_armcm0.o(RESET) + __Vectors_End 0x000100c0 Data 0 startup_armcm0.o(RESET) + __main 0x000100c1 Thumb Code 0 entry.o(.ARM.Collect$$$$00000000) + _main_stk 0x000100c1 Thumb Code 0 entry2.o(.ARM.Collect$$$$00000001) + _main_scatterload 0x000100c5 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + __main_after_scatterload 0x000100c9 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + _main_clock 0x000100c9 Thumb Code 0 entry7b.o(.ARM.Collect$$$$00000008) + _main_cpp_init 0x000100c9 Thumb Code 0 entry8b.o(.ARM.Collect$$$$0000000A) + _main_init 0x000100c9 Thumb Code 0 entry9a.o(.ARM.Collect$$$$0000000B) + __rt_final_cpp 0x000100d1 Thumb Code 0 entry10a.o(.ARM.Collect$$$$0000000D) + __rt_final_exit 0x000100d1 Thumb Code 0 entry11a.o(.ARM.Collect$$$$0000000F) + Reset_Handler 0x000100d5 Thumb Code 28 startup_armcm0.o(.text) + NMI_Handler 0x000100f1 Thumb Code 2 startup_armcm0.o(.text) + SVC_Handler 0x000100f5 Thumb Code 2 startup_armcm0.o(.text) + PendSV_Handler 0x000100f7 Thumb Code 2 startup_armcm0.o(.text) + OTP_IRQn_Handler 0x00010123 Thumb Code 2 startup_armcm0.o(.text) + PVD_IRQn_Handler 0x00010127 Thumb Code 2 startup_armcm0.o(.text) + __aeabi_uidiv 0x0001014d Thumb Code 0 uidiv.o(.text) + __aeabi_uidivmod 0x0001014d Thumb Code 44 uidiv.o(.text) + __aeabi_idiv 0x00010179 Thumb Code 0 idiv.o(.text) + __aeabi_idivmod 0x00010179 Thumb Code 40 idiv.o(.text) + __aeabi_memcpy 0x000101a1 Thumb Code 36 memcpya.o(.text) + __aeabi_memcpy4 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memcpy8 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memset 0x000101c5 Thumb Code 14 memseta.o(.text) + __aeabi_memset4 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memset8 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memclr 0x000101d3 Thumb Code 4 memseta.o(.text) + __aeabi_memclr4 0x000101d3 Thumb Code 0 memseta.o(.text) + __aeabi_memclr8 0x000101d3 Thumb Code 0 memseta.o(.text) + _memset$wrapper 0x000101d7 Thumb Code 18 memseta.o(.text) + __aeabi_fadd 0x000101e9 Thumb Code 162 fadd.o(.text) + __aeabi_fsub 0x0001028b Thumb Code 8 fadd.o(.text) + __aeabi_frsub 0x00010293 Thumb Code 8 fadd.o(.text) + __aeabi_fmul 0x0001029b Thumb Code 122 fmul.o(.text) + __aeabi_fdiv 0x00010315 Thumb Code 124 fdiv.o(.text) + __ARM_scalbnf 0x00010391 Thumb Code 24 fscalb.o(.text) + scalbnf 0x00010391 Thumb Code 0 fscalb.o(.text) + __aeabi_dadd 0x000103a9 Thumb Code 328 dadd.o(.text) + __aeabi_dsub 0x000104f1 Thumb Code 12 dadd.o(.text) + __aeabi_drsub 0x000104fd Thumb Code 12 dadd.o(.text) + __aeabi_dmul 0x0001050d Thumb Code 202 dmul.o(.text) + __aeabi_ddiv 0x000105dd Thumb Code 234 ddiv.o(.text) + __aeabi_i2f 0x000106cd Thumb Code 22 fflti.o(.text) + __aeabi_ui2f 0x000106e3 Thumb Code 14 ffltui.o(.text) + __aeabi_ui2d 0x000106f1 Thumb Code 24 dfltui.o(.text) + __aeabi_f2iz 0x0001070d Thumb Code 50 ffixi.o(.text) + __aeabi_f2uiz 0x0001073f Thumb Code 40 ffixui.o(.text) + __aeabi_d2iz 0x00010769 Thumb Code 62 dfixi.o(.text) + __aeabi_d2uiz 0x000107b1 Thumb Code 50 dfixui.o(.text) + __aeabi_f2d 0x000107ed Thumb Code 40 f2d.o(.text) + __aeabi_cdcmpeq 0x00010815 Thumb Code 0 cdcmple.o(.text) + __aeabi_cdcmple 0x00010815 Thumb Code 38 cdcmple.o(.text) + __aeabi_cfrcmple 0x0001083d Thumb Code 20 cfrcmple.o(.text) + __aeabi_uldivmod 0x00010851 Thumb Code 96 uldiv.o(.text) + __aeabi_llsl 0x000108b1 Thumb Code 32 llshl.o(.text) + _ll_shift_l 0x000108b1 Thumb Code 0 llshl.o(.text) + __aeabi_llsr 0x000108d1 Thumb Code 34 llushr.o(.text) + _ll_ushift_r 0x000108d1 Thumb Code 0 llushr.o(.text) + __aeabi_lasr 0x000108f3 Thumb Code 38 llsshr.o(.text) + _ll_sshift_r 0x000108f3 Thumb Code 0 llsshr.o(.text) + __I$use$fp 0x00010919 Thumb Code 0 iusefp.o(.text) + _float_round 0x00010919 Thumb Code 16 fepilogue.o(.text) + _float_epilogue 0x00010929 Thumb Code 114 fepilogue.o(.text) + _double_round 0x0001099b Thumb Code 26 depilogue.o(.text) + _double_epilogue 0x000109b5 Thumb Code 164 depilogue.o(.text) + _dsqrt 0x00010a59 Thumb Code 162 dsqrt.o(.text) + __aeabi_d2ulz 0x00010afd Thumb Code 54 dfixul.o(.text) + __aeabi_cdrcmple 0x00010b3d Thumb Code 38 cdrcmple.o(.text) + __scatterload 0x00010b65 Thumb Code 28 init.o(.text) + __scatterload_rt2 0x00010b65 Thumb Code 0 init.o(.text) + __decompress 0x00010b89 Thumb Code 0 __dczerorl2.o(.text) + __decompress1 0x00010b89 Thumb Code 86 __dczerorl2.o(.text) + ADC_IRQn_Handler 0x00010be1 Thumb Code 18 irq_redirect .o(i.ADC_IRQn_Handler) + AP_NRESET_IRQn_Handler 0x00010bf9 Thumb Code 18 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + DMA_IRQn_Handler 0x00010c11 Thumb Code 14 irq_redirect .o(i.DMA_IRQn_Handler) + EXTI_INT0_IRQn_Handler 0x00010c25 Thumb Code 22 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + EXTI_INT1_IRQn_Handler 0x00010c41 Thumb Code 22 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + EXTI_INT2_IRQn_Handler 0x00010c5d Thumb Code 22 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + EXTI_INT3_IRQn_Handler 0x00010c79 Thumb Code 22 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + EXTI_INT4_IRQn_Handler 0x00010c95 Thumb Code 22 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + EXTI_INT5_IRQn_Handler 0x00010cb1 Thumb Code 22 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + EXTI_INT6_IRQn_Handler 0x00010ccd Thumb Code 22 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + EXTI_INT7_IRQn_Handler 0x00010ce9 Thumb Code 22 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + FLSCTRL_IRQn_Handler 0x00010d05 Thumb Code 14 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + Gpio_swire_output 0x00010d19 Thumb Code 78 ap_demo.o(i.Gpio_swire_output) + HardFault_Handler 0x00010d69 Thumb Code 14 irq_redirect .o(i.HardFault_Handler) + I2C0_IRQn_Handler 0x00010d7d Thumb Code 18 irq_redirect .o(i.I2C0_IRQn_Handler) + I2C1_IRQn_Handler 0x00010d95 Thumb Code 18 irq_redirect .o(i.I2C1_IRQn_Handler) + LCDC_IRQn_Handler 0x00010dad Thumb Code 18 irq_redirect .o(i.LCDC_IRQn_Handler) + LOG_printf 0x00010dc5 Thumb Code 30 tau_log.o(i.LOG_printf) + MEMC_IRQn_Handler 0x00010ded Thumb Code 18 irq_redirect .o(i.MEMC_IRQn_Handler) + MIPI_RX_IRQn_Handler 0x00010e05 Thumb Code 18 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + MIPI_TX_IRQn_Handler 0x00010e1d Thumb Code 18 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + PWMDET_IRQn_Handler 0x00010e35 Thumb Code 22 irq_redirect .o(i.PWMDET_IRQn_Handler) + PWM_Task 0x00010e51 Thumb Code 44 ap_demo.o(i.PWM_Task) + S20_Start_init 0x00010e81 Thumb Code 282 app_tp_transfer.o(i.S20_Start_init) + SPIM_IRQn_Handler 0x00010fb5 Thumb Code 22 irq_redirect .o(i.SPIM_IRQn_Handler) + SPIS_IRQn_Handler 0x00010fd1 Thumb Code 22 irq_redirect .o(i.SPIS_IRQn_Handler) + UART_DisableDma 0x00010fed Thumb Code 2 drv_uart.o(i.UART_DisableDma) + UART_GetInstance 0x00010fef Thumb Code 4 drv_uart.o(i.UART_GetInstance) + __scatterload_copy 0x00010ff3 Thumb Code 14 handlers.o(i.__scatterload_copy) + s_RAM_CK 0x00011000 Data 20 drv_common.o(.ARM.__at_0x11000) + __scatterload_null 0x00011015 Thumb Code 2 handlers.o(i.__scatterload_null) + screen_reg_start_data_size 0x00011016 Data 1 app_tp_for_custom_s8.o(.constdata) + s_debug_state 0x00011018 Data 4 drv_common.o(.ARM.__at_0x11018) + SWIRE_IRQn_Handler 0x0001101d Thumb Code 22 irq_redirect .o(i.SWIRE_IRQn_Handler) + SysTick_Handler 0x00011039 Thumb Code 18 irq_redirect .o(i.SysTick_Handler) + TIMER0_IRQn_Handler 0x00011051 Thumb Code 18 irq_redirect .o(i.TIMER0_IRQn_Handler) + TIMER1_IRQn_Handler 0x00011069 Thumb Code 18 irq_redirect .o(i.TIMER1_IRQn_Handler) + TIMER2_IRQn_Handler 0x00011081 Thumb Code 18 irq_redirect .o(i.TIMER2_IRQn_Handler) + TIMER3_IRQn_Handler 0x00011099 Thumb Code 18 irq_redirect .o(i.TIMER3_IRQn_Handler) + UART0_IRQ_Handle 0x000110b1 Thumb Code 20 drv_uart.o(i.UART0_IRQ_Handle) + UART_IRQn_Handler 0x000110cd Thumb Code 18 irq_redirect .o(i.UART_IRQn_Handler) + UART_ResetRxFIFO 0x000110e5 Thumb Code 32 drv_uart.o(i.UART_ResetRxFIFO) + UART_SetBaudRate 0x00011109 Thumb Code 72 drv_uart.o(i.UART_SetBaudRate) + UART_SwitchSCLK 0x00011151 Thumb Code 26 drv_uart.o(i.UART_SwitchSCLK) + UART_TransferHandleIRQ 0x0001116b Thumb Code 308 drv_uart.o(i.UART_TransferHandleIRQ) + UART_WriteBlocking 0x0001129f Thumb Code 26 drv_uart.o(i.UART_WriteBlocking) + UART_init 0x000112b9 Thumb Code 182 drv_uart.o(i.UART_init) + VIDC_IRQn_Handler 0x00011375 Thumb Code 18 irq_redirect .o(i.VIDC_IRQn_Handler) + VPRE_IRQn_Handler 0x0001138d Thumb Code 18 irq_redirect .o(i.VPRE_IRQn_Handler) + WDG_IRQn_Handler 0x000113a5 Thumb Code 18 irq_redirect .o(i.WDG_IRQn_Handler) + __0printf 0x000113bd Thumb Code 24 printfa.o(i.__0printf) + __1printf 0x000113bd Thumb Code 0 printfa.o(i.__0printf) + __2printf 0x000113bd Thumb Code 0 printfa.o(i.__0printf) + __c89printf 0x000113bd Thumb Code 0 printfa.o(i.__0printf) + printf 0x000113bd Thumb Code 0 printfa.o(i.__0printf) + __0vsprintf 0x000113dd Thumb Code 30 printfa.o(i.__0vsprintf) + __1vsprintf 0x000113dd Thumb Code 0 printfa.o(i.__0vsprintf) + __2vsprintf 0x000113dd Thumb Code 0 printfa.o(i.__0vsprintf) + __c89vsprintf 0x000113dd Thumb Code 0 printfa.o(i.__0vsprintf) + vsprintf 0x000113dd Thumb Code 0 printfa.o(i.__0vsprintf) + __ARM_clz 0x00011401 Thumb Code 46 depilogue.o(i.__ARM_clz) + __ARM_common_switch8 0x0001142f Thumb Code 26 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + __scatterload_zeroinit 0x000114f5 Thumb Code 14 handlers.o(i.__scatterload_zeroinit) + __set_errno 0x00011505 Thumb Code 6 errno.o(i.__set_errno) + ap_demo 0x000120ad Thumb Code 358 ap_demo.o(i.ap_demo) + ap_tp_calibration 0x00012659 Thumb Code 170 app_tp_transfer.o(i.ap_tp_calibration) + app_ADC_IRQn_Handler 0x00012709 Thumb Code 22 drv_rxbr.o(i.app_ADC_IRQn_Handler) + app_AP_NRESET_IRQn_Handler 0x00012725 Thumb Code 32 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + app_EXTI_INT0_IRQn_Handler 0x00012749 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + app_EXTI_INT1_IRQn_Handler 0x00012765 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + app_EXTI_INT2_IRQn_Handler 0x00012781 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + app_EXTI_INT3_IRQn_Handler 0x0001279d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + app_EXTI_INT4_IRQn_Handler 0x000127b9 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + app_EXTI_INT5_IRQn_Handler 0x000127d5 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + app_EXTI_INT6_IRQn_Handler 0x000127f1 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + app_EXTI_INT7_IRQn_Handler 0x0001280d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + app_HardFault_Handler 0x00012829 Thumb Code 12 drv_common.o(i.app_HardFault_Handler) + app_I2C0_IRQn_Handler 0x00012871 Thumb Code 14 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + app_I2C1_IRQn_Handler 0x00012889 Thumb Code 8 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + app_LCDC_IRQn_Handler 0x00012899 Thumb Code 208 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + app_MEMC_IRQn_Handler 0x00012a3d Thumb Code 132 drv_memc.o(i.app_MEMC_IRQn_Handler) + app_MIPI_RX_IRQn_Handler 0x00012ac5 Thumb Code 232 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + app_MIPI_TX_IRQn_Handler 0x00012d5d Thumb Code 56 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + app_PWMDET_IRQn_Handler 0x00012dfd Thumb Code 62 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + app_SPIM_IRQn_Handler 0x00012e45 Thumb Code 34 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + app_SPIS_IRQn_Handler 0x00012e75 Thumb Code 500 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + app_SWIRE_IRQn_Handler 0x00013075 Thumb Code 28 drv_swire.o(i.app_SWIRE_IRQn_Handler) + app_SysTick_Handler 0x00013095 Thumb Code 20 drv_common.o(i.app_SysTick_Handler) + app_TIMER0_IRQn_Handler 0x000130ad Thumb Code 10 drv_timer.o(i.app_TIMER0_IRQn_Handler) + app_TIMER1_IRQn_Handler 0x000130b7 Thumb Code 10 drv_timer.o(i.app_TIMER1_IRQn_Handler) + app_TIMER2_IRQn_Handler 0x000130c1 Thumb Code 10 drv_timer.o(i.app_TIMER2_IRQn_Handler) + app_TIMER3_IRQn_Handler 0x000130cb Thumb Code 10 drv_timer.o(i.app_TIMER3_IRQn_Handler) + app_UART_IRQn_Handler 0x000130d5 Thumb Code 8 drv_uart.o(i.app_UART_IRQn_Handler) + app_VIDC_IRQn_Handler 0x000130dd Thumb Code 22 drv_vidc.o(i.app_VIDC_IRQn_Handler) + app_VPRE_IRQn_Handler 0x000130f9 Thumb Code 22 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + app_WDG_IRQn_Handler 0x00013115 Thumb Code 52 drv_wdg.o(i.app_WDG_IRQn_Handler) + app_dma_irq_handler 0x0001314d Thumb Code 10 drv_dma.o(i.app_dma_irq_handler) + app_fls_ctrl_Handler 0x0001315d Thumb Code 38 norflash.o(i.app_fls_ctrl_Handler) + app_tp_I2C_init 0x0001318d Thumb Code 26 app_tp_transfer.o(i.app_tp_I2C_init) + app_tp_calibration_exec 0x000131b1 Thumb Code 36 ap_demo.o(i.app_tp_calibration_exec) + app_tp_init 0x0001323d Thumb Code 66 app_tp_transfer.o(i.app_tp_init) + app_tp_phone_analysis_data 0x000132b9 Thumb Code 820 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + app_tp_phone_clear_reset_on 0x00013621 Thumb Code 8 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + app_tp_s_read 0x0001362d Thumb Code 8 app_tp_transfer.o(i.app_tp_s_read) + app_tp_s_write 0x00013635 Thumb Code 8 app_tp_transfer.o(i.app_tp_s_write) + app_tp_screen_analysis_int 0x0001363d Thumb Code 738 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + app_tp_screen_init 0x00013929 Thumb Code 42 app_tp_transfer.o(i.app_tp_screen_init) + app_tp_transfer_screen_int 0x000139a5 Thumb Code 228 app_tp_transfer.o(i.app_tp_transfer_screen_int) + app_tp_transfer_screen_start 0x00013a99 Thumb Code 14 app_tp_transfer.o(i.app_tp_transfer_screen_start) + board_Init 0x00013aad Thumb Code 30 board.o(i.board_Init) + calc_framebuffer_setting 0x00013ad1 Thumb Code 1258 hal_internal_vsync.o(i.calc_framebuffer_setting) + ceil 0x00013fc1 Thumb Code 180 ceil.o(i.ceil) + dcs_packet_fifo_alloc 0x00014149 Thumb Code 80 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + dcs_packet_fifo_init 0x000141a1 Thumb Code 18 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + dcs_packet_free_fifo_header 0x000141b9 Thumb Code 60 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + dcs_packet_get_fifo_header 0x000141fd Thumb Code 26 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + delayMs 0x0001423d Thumb Code 24 tau_delay.o(i.delayMs) + delayUs 0x00014255 Thumb Code 34 tau_delay.o(i.delayUs) + drv_ap_rst_trig_edge_detect 0x00014279 Thumb Code 46 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + drv_chip_info_get_info 0x000142b1 Thumb Code 6 drv_chip_info.o(i.drv_chip_info_get_info) + drv_chip_info_init 0x000142bd Thumb Code 56 drv_chip_info.o(i.drv_chip_info_init) + drv_chip_rx_info_check 0x000142fd Thumb Code 98 drv_chip_info.o(i.drv_chip_rx_info_check) + drv_chip_rx_init_done 0x000143ad Thumb Code 16 drv_chip_info.o(i.drv_chip_rx_init_done) + drv_common_enable_systick 0x000143c1 Thumb Code 70 drv_common.o(i.drv_common_enable_systick) + drv_common_system_init 0x00014419 Thumb Code 8 drv_common.o(i.drv_common_system_init) + drv_crgu_config_reset_modules 0x00014421 Thumb Code 10 drv_crgu.o(i.drv_crgu_config_reset_modules) + drv_crgu_set_ahb_pre_div 0x00014431 Thumb Code 14 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + drv_crgu_set_ahb_src 0x00014445 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_ahb_src) + drv_crgu_set_clock 0x00014459 Thumb Code 26 drv_crgu.o(i.drv_crgu_set_clock) + drv_crgu_set_dpi_mux_src 0x00014479 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + drv_crgu_set_dpi_pre_div 0x0001448d Thumb Code 18 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + drv_crgu_set_dpi_pre_src 0x000144a5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + drv_crgu_set_dsc_core_div 0x000144b9 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + drv_crgu_set_dsco_src 0x000144cd Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src) + drv_crgu_set_dsco_src_div 0x000144e1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + drv_crgu_set_fb_div 0x000144f5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_div) + drv_crgu_set_fb_src 0x00014509 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_src) + drv_crgu_set_lcdc_div 0x0001451d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_div) + drv_crgu_set_lcdc_src 0x00014531 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_src) + drv_crgu_set_mipi_cfg_src 0x00014545 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + drv_crgu_set_mipi_ref_src 0x00014559 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + drv_crgu_set_reset 0x00014571 Thumb Code 20 drv_crgu.o(i.drv_crgu_set_reset) + drv_crgu_set_rxbr_div 0x00014589 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_div) + drv_crgu_set_rxbr_src 0x0001459d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_src) + drv_crgu_set_vidc_src 0x000145b1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_vidc_src) + drv_dma_clear_flag 0x000145c5 Thumb Code 24 drv_dma.o(i.drv_dma_clear_flag) + drv_dma_create_handle 0x000145dd Thumb Code 22 drv_dma.o(i.drv_dma_create_handle) + drv_dma_disenable_channel 0x000145f9 Thumb Code 16 drv_dma.o(i.drv_dma_disenable_channel) + drv_dma_enable_channel 0x00014609 Thumb Code 16 drv_dma.o(i.drv_dma_enable_channel) + drv_dma_enable_channel_interrupts 0x00014619 Thumb Code 32 drv_dma.o(i.drv_dma_enable_channel_interrupts) + drv_dma_get_channel_flag 0x0001463d Thumb Code 12 drv_dma.o(i.drv_dma_get_channel_flag) + drv_dma_irq_handler 0x00014649 Thumb Code 138 drv_dma.o(i.drv_dma_irq_handler) + drv_dma_prepar_transfer 0x000146d9 Thumb Code 18 drv_dma.o(i.drv_dma_prepar_transfer) + drv_dma_set_burst 0x000146eb Thumb Code 26 drv_dma.o(i.drv_dma_set_burst) + drv_dma_set_callback 0x00014705 Thumb Code 6 drv_dma.o(i.drv_dma_set_callback) + drv_dma_set_transfer 0x0001470d Thumb Code 62 drv_dma.o(i.drv_dma_set_transfer) + drv_dsc_dec_convert_pps_rc_parameter 0x00014751 Thumb Code 54 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + drv_dsc_dec_disable 0x00014787 Thumb Code 12 drv_dsc_dec.o(i.drv_dsc_dec_disable) + drv_dsc_dec_enable 0x00014795 Thumb Code 88 drv_dsc_dec.o(i.drv_dsc_dec_enable) + drv_dsc_dec_get_nslc 0x00014809 Thumb Code 10 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + drv_dsc_dec_set_u8_pps 0x00014813 Thumb Code 40 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + drv_dsi_rx_calc_ipi_tx_delay 0x0001483d Thumb Code 244 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + drv_dsi_rx_enable_irq 0x00014941 Thumb Code 58 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + drv_dsi_rx_get_compression_en 0x000149ed Thumb Code 8 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + drv_dsi_rx_get_max_ret_size 0x000149f5 Thumb Code 6 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + drv_dsi_rx_power_up 0x000149fb Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + drv_dsi_rx_set_ctrl_cfg 0x00014a09 Thumb Code 32 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + drv_dsi_rx_set_ddi_cfg 0x00014a29 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + drv_dsi_rx_set_inten 0x00014a39 Thumb Code 4 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + drv_dsi_rx_set_ipi_cfg 0x00014a3d Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + drv_dsi_rx_set_lane_swap 0x00014a4d Thumb Code 70 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + drv_dsi_rx_set_resp_cnt 0x00014a93 Thumb Code 38 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + drv_dsi_rx_set_up_phy 0x00014ab9 Thumb Code 256 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + drv_dsi_rx_shut_down 0x00014bbd Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + drv_dsi_tx_command_header 0x00014bcb Thumb Code 20 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + drv_dsi_tx_command_mode_cfg 0x00014bdf Thumb Code 108 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + drv_dsi_tx_command_put_payload 0x00014c4b Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + drv_dsi_tx_config_eotp 0x00014c4f Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + drv_dsi_tx_config_int 0x00014c67 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + drv_dsi_tx_dpi_lpcmd_time 0x00014c6f Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + drv_dsi_tx_dpi_mode 0x00014c77 Thumb Code 10 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + drv_dsi_tx_dpi_polarity 0x00014c81 Thumb Code 36 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + drv_dsi_tx_edpi_cmd_size 0x00014ca5 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + drv_dsi_tx_get_cmd_status 0x00014ca9 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + drv_dsi_tx_mode 0x00014cad Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_mode) + drv_dsi_tx_phy_clock_lane_auto_lp 0x00014cb1 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + drv_dsi_tx_phy_clock_lane_req_hs 0x00014cc9 Thumb Code 26 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + drv_dsi_tx_phy_lane_mode 0x00014ce3 Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + drv_dsi_tx_phy_status_ready 0x00014cef Thumb Code 100 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + drv_dsi_tx_phy_status_stopstate 0x00014d53 Thumb Code 62 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + drv_dsi_tx_phy_test_setup 0x00014d91 Thumb Code 308 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + drv_dsi_tx_phy_time_cfg 0x00014ec5 Thumb Code 30 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + drv_dsi_tx_powerup 0x00014ee3 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + drv_dsi_tx_response_mode 0x00014eeb Thumb Code 28 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + drv_dsi_tx_set_bta_ack 0x00014f07 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + drv_dsi_tx_set_esc_div 0x00014f1f Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + drv_dsi_tx_set_int 0x00014f2d Thumb Code 58 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + drv_dsi_tx_set_time_out_div 0x00014f6d Thumb Code 16 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + drv_dsi_tx_set_video_chunk 0x00014f7d Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + drv_dsi_tx_set_video_timing 0x00014f85 Thumb Code 34 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + drv_dsi_tx_shutdown 0x00014fa7 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + drv_dsi_tx_timeout_cfg 0x00014faf Thumb Code 38 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + drv_dsi_tx_video_mode_cfg 0x00014fd5 Thumb Code 170 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + drv_dsi_tx_video_mode_disable_hact_cmd 0x0001507f Thumb Code 22 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + drv_dsi_tx_video_mode_set_lp_cmd 0x00015095 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + drv_efuse_enter_inactive 0x000150ad Thumb Code 46 drv_efuse.o(i.drv_efuse_enter_inactive) + drv_efuse_int_enable 0x000150db Thumb Code 12 drv_efuse.o(i.drv_efuse_int_enable) + drv_efuse_read 0x000150e7 Thumb Code 50 drv_efuse.o(i.drv_efuse_read) + drv_efuse_read_req 0x00015119 Thumb Code 24 drv_efuse.o(i.drv_efuse_read_req) + drv_gpio_get_input_data 0x00015131 Thumb Code 20 drv_gpio.o(i.drv_gpio_get_input_data) + drv_gpio_register_ap_reset_callback 0x00015149 Thumb Code 6 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + drv_gpio_register_callback 0x00015155 Thumb Code 14 drv_gpio.o(i.drv_gpio_register_callback) + drv_gpio_set_int 0x00015169 Thumb Code 74 drv_gpio.o(i.drv_gpio_set_int) + drv_gpio_set_ioe 0x000151b9 Thumb Code 26 drv_gpio.o(i.drv_gpio_set_ioe) + drv_gpio_set_mode0 0x000151d9 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode0) + drv_gpio_set_mode1 0x000151e9 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode1) + drv_gpio_set_mode2 0x000151f9 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode2) + drv_gpio_set_mode3 0x00015209 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode3) + drv_gpio_set_pull_state 0x00015239 Thumb Code 298 drv_gpio.o(i.drv_gpio_set_pull_state) + drv_i2c0_set_callback 0x00015369 Thumb Code 6 drv_i2c_slave.o(i.drv_i2c0_set_callback) + drv_i2c1_set_callback 0x00015375 Thumb Code 6 drv_i2c_master.o(i.drv_i2c1_set_callback) + drv_i2c_dma_init 0x000153b5 Thumb Code 146 drv_i2c_dma.o(i.drv_i2c_dma_init) + drv_i2c_enable_rx_dma 0x00015461 Thumb Code 26 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + drv_i2c_enable_tx_dma 0x0001547b Thumb Code 24 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + drv_i2c_m_clear_it_pending_bit 0x00015495 Thumb Code 86 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + drv_i2c_m_enable 0x000154f5 Thumb Code 10 drv_i2c_master.o(i.drv_i2c_m_enable) + drv_i2c_m_enable_intr 0x00015505 Thumb Code 42 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + drv_i2c_master_init 0x0001553d Thumb Code 118 drv_i2c_master.o(i.drv_i2c_master_init) + drv_i2c_master_read_dma 0x000155c9 Thumb Code 82 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + drv_i2c_master_write_dma 0x00015625 Thumb Code 50 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + drv_i2c_s_clear_it_pending_bit 0x0001569f Thumb Code 66 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + drv_i2c_s_config_intr 0x000156e1 Thumb Code 4 drv_i2c_slave.o(i.drv_i2c_s_config_intr) + drv_i2c_s_enable 0x000156e5 Thumb Code 8 drv_i2c_slave.o(i.drv_i2c_s_enable) + drv_i2c_s_get_fifo_status 0x000156ed Thumb Code 20 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + drv_i2c_s_set_intr 0x00015701 Thumb Code 74 drv_i2c_slave.o(i.drv_i2c_s_set_intr) + drv_i2c_s_write_data 0x00015751 Thumb Code 28 drv_i2c_slave.o(i.drv_i2c_s_write_data) + drv_i2c_set_dma_irq_callback 0x0001576d Thumb Code 68 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + drv_i2c_slave_init 0x000157c5 Thumb Code 50 drv_i2c_slave.o(i.drv_i2c_slave_init) + drv_i2c_slave_write_dma 0x000157f9 Thumb Code 20 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + drv_lcdc_config_bypass 0x00015811 Thumb Code 24 drv_lcdc.o(i.drv_lcdc_config_bypass) + drv_lcdc_config_ccm 0x00015829 Thumb Code 48 drv_lcdc.o(i.drv_lcdc_config_ccm) + drv_lcdc_config_disp_mode 0x00015859 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + drv_lcdc_config_dpi_polarity 0x0001586f Thumb Code 36 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + drv_lcdc_config_dpi_timing 0x00015893 Thumb Code 38 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + drv_lcdc_config_edpi_mode 0x000158b9 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + drv_lcdc_config_endianness 0x000158cf Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_endianness) + drv_lcdc_config_input_size 0x000158e5 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_input_size) + drv_lcdc_config_int 0x000158f1 Thumb Code 30 drv_lcdc.o(i.drv_lcdc_config_int) + drv_lcdc_config_int_single 0x0001590f Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_int_single) + drv_lcdc_config_overwrite 0x00015931 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_overwrite) + drv_lcdc_config_overwrite_rgb 0x00015953 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + drv_lcdc_config_partial_display_area 0x0001595f Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + drv_lcdc_config_partial_display_enable 0x00015979 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + drv_lcdc_config_scale_up_coef 0x0001599b Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + drv_lcdc_config_scale_up_step 0x000159b5 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + drv_lcdc_config_src_parameter 0x000159c1 Thumb Code 76 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + drv_lcdc_config_thresh 0x00015a0d Thumb Code 6 drv_lcdc.o(i.drv_lcdc_config_thresh) + drv_lcdc_ctrl_flow 0x00015a13 Thumb Code 18 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + drv_lcdc_enable_shadow_reg 0x00015a25 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + drv_lcdc_set_int 0x00015a45 Thumb Code 58 drv_lcdc.o(i.drv_lcdc_set_int) + drv_lcdc_set_video_hw_mode 0x00015a85 Thumb Code 20 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + drv_lcdc_start 0x00015a99 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_start) + drv_memc_clear_status 0x00015ab9 Thumb Code 12 drv_memc.o(i.drv_memc_clear_status) + drv_memc_enable_irq 0x00015ac5 Thumb Code 58 drv_memc.o(i.drv_memc_enable_irq) + drv_memc_gen_a_tear_signal 0x00015b05 Thumb Code 12 drv_memc.o(i.drv_memc_gen_a_tear_signal) + drv_memc_get_status 0x00015b11 Thumb Code 18 drv_memc.o(i.drv_memc_get_status) + drv_memc_rate_transfer_sel 0x00015b23 Thumb Code 16 drv_memc.o(i.drv_memc_rate_transfer_sel) + drv_memc_sel_vsync 0x00015b33 Thumb Code 14 drv_memc.o(i.drv_memc_sel_vsync) + drv_memc_set_active_height 0x00015b41 Thumb Code 14 drv_memc.o(i.drv_memc_set_active_height) + drv_memc_set_data_mode 0x00015b55 Thumb Code 12 drv_memc.o(i.drv_memc_set_data_mode) + drv_memc_set_double_buffer 0x00015b61 Thumb Code 16 drv_memc.o(i.drv_memc_set_double_buffer) + drv_memc_set_double_buffer_reverse 0x00015b71 Thumb Code 18 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + drv_memc_set_fs_en_conditions 0x00015b83 Thumb Code 16 drv_memc.o(i.drv_memc_set_fs_en_conditions) + drv_memc_set_inten 0x00015b93 Thumb Code 20 drv_memc.o(i.drv_memc_set_inten) + drv_memc_set_lcdc_st_conditions 0x00015ba9 Thumb Code 18 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + drv_memc_set_ltpo_mode 0x00015bc1 Thumb Code 26 drv_memc.o(i.drv_memc_set_ltpo_mode) + drv_memc_set_tear_mode 0x00015bdb Thumb Code 14 drv_memc.o(i.drv_memc_set_tear_mode) + drv_memc_set_tear_waveform 0x00015be9 Thumb Code 34 drv_memc.o(i.drv_memc_set_tear_waveform) + drv_memc_set_vidc_sync_cnt 0x00015c11 Thumb Code 14 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + drv_param_init_get_ccm 0x00015c21 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_ccm) + drv_param_init_get_scld_filter_h 0x00015c29 Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + drv_param_init_get_scld_filter_v 0x00015c3d Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + drv_param_init_get_sclu_filter 0x00015c51 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_sclu_filter) + drv_param_init_set_ccm 0x00015c59 Thumb Code 14 drv_param_init.o(i.drv_param_init_set_ccm) + drv_param_p2r_filter_init 0x00015c6d Thumb Code 30 drv_param_init.o(i.drv_param_p2r_filter_init) + drv_phy_enable_calibration 0x00015c91 Thumb Code 12 drv_phy_common.o(i.drv_phy_enable_calibration) + drv_phy_get_calibration 0x00015ca1 Thumb Code 50 drv_phy_common.o(i.drv_phy_get_calibration) + drv_phy_get_pll_para 0x00015cdd Thumb Code 88 drv_phy_common.o(i.drv_phy_get_pll_para) + drv_phy_get_rate_para 0x00015d3d Thumb Code 76 drv_phy_common.o(i.drv_phy_get_rate_para) + drv_phy_test_clear 0x00015d91 Thumb Code 16 drv_phy_common.o(i.drv_phy_test_clear) + drv_phy_test_lock 0x00015da1 Thumb Code 24 drv_phy_common.o(i.drv_phy_test_lock) + drv_phy_test_write_1_byte 0x00015db9 Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_1_byte) + drv_phy_test_write_2_byte 0x00015dd9 Thumb Code 38 drv_phy_common.o(i.drv_phy_test_write_2_byte) + drv_phy_test_write_code 0x00015dff Thumb Code 30 drv_phy_common.o(i.drv_phy_test_write_code) + drv_pwm_out_enable 0x00015e3d Thumb Code 26 drv_pwm.o(i.drv_pwm_out_enable) + drv_pwm_out_set_control 0x00015e5d Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_control) + drv_pwm_out_set_period 0x00015e69 Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_period) + drv_pwm_out_set_sync_mode 0x00015e75 Thumb Code 26 drv_pwm.o(i.drv_pwm_out_set_sync_mode) + drv_pwm_out_set_threshold 0x00015e95 Thumb Code 8 drv_pwm.o(i.drv_pwm_out_set_threshold) + drv_pwr_set_cp_mode 0x00015ea1 Thumb Code 26 drv_pwr.o(i.drv_pwr_set_cp_mode) + drv_pwr_set_pvd_mode 0x00015ec1 Thumb Code 18 drv_pwr.o(i.drv_pwr_set_pvd_mode) + drv_pwr_set_system_clk_src 0x00015ed9 Thumb Code 44 drv_pwr.o(i.drv_pwr_set_system_clk_src) + drv_rxbr_clear_pkt_buffer 0x00015f57 Thumb Code 10 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + drv_rxbr_clear_status0 0x00015f61 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_clear_status0) + drv_rxbr_enable_irq 0x00015f65 Thumb Code 90 drv_rxbr.o(i.drv_rxbr_enable_irq) + drv_rxbr_frame_drop_cfg 0x00015fc1 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + drv_rxbr_get_clk 0x00015fd5 Thumb Code 66 drv_rxbr.o(i.drv_rxbr_get_clk) + drv_rxbr_get_col_addr 0x00016039 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_col_addr) + drv_rxbr_get_page_addr 0x0001604f Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_page_addr) + drv_rxbr_hline_rcv0_cfg 0x00016065 Thumb Code 12 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + drv_rxbr_hline_rcv_cfg 0x00016071 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + drv_rxbr_register_irq0_callback 0x00016079 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + drv_rxbr_register_irq1_callback 0x00016085 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + drv_rxbr_set_ack_pkt_header 0x00016091 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + drv_rxbr_set_cmd_filter 0x000160a5 Thumb Code 204 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + drv_rxbr_set_color_format 0x00016171 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_color_format) + drv_rxbr_set_inten 0x00016185 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_inten) + drv_rxbr_set_ltpo_drop_th 0x00016199 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + drv_rxbr_set_usr_cfg 0x000161a9 Thumb Code 38 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + drv_rxbr_set_usr_col 0x000161cf Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_col) + drv_rxbr_set_usr_row 0x000161d7 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_row) + drv_spi_m_read_data 0x000161e1 Thumb Code 28 drv_spi_master.o(i.drv_spi_m_read_data) + drv_swire_enable 0x00016201 Thumb Code 24 drv_swire.o(i.drv_swire_enable) + drv_swire_set_int 0x0001621d Thumb Code 76 drv_swire.o(i.drv_swire_set_int) + drv_swire_set_power_down 0x00016271 Thumb Code 24 drv_swire.o(i.drv_swire_set_power_down) + drv_sys_cfg_clear_all_int 0x0001628d Thumb Code 8 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + drv_sys_cfg_clear_pending 0x00016299 Thumb Code 32 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + drv_sys_cfg_sel_ap_rst_lvl_trig 0x000162c1 Thumb Code 18 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + drv_sys_cfg_sel_ap_rst_trig 0x000162d9 Thumb Code 22 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + drv_sys_cfg_sel_gpio_group 0x000162f5 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + drv_sys_cfg_sel_int_trig 0x00016319 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + drv_sys_cfg_set_dma_rx_req 0x0001633d Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + drv_sys_cfg_set_dma_tx_req 0x0001634d Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + drv_sys_cfg_set_int 0x0001635d Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + drv_timer_enable 0x0001639b Thumb Code 32 drv_timer.o(i.drv_timer_enable) + drv_timer_get_instance 0x000163bd Thumb Code 10 drv_timer.o(i.drv_timer_get_instance) + drv_timer_get_prescaler 0x000163cd Thumb Code 12 drv_timer.o(i.drv_timer_get_prescaler) + drv_timer_register_callback 0x00016421 Thumb Code 14 drv_timer.o(i.drv_timer_register_callback) + drv_timer_set_compare_val 0x00016435 Thumb Code 16 drv_timer.o(i.drv_timer_set_compare_val) + drv_timer_set_int 0x00016445 Thumb Code 80 drv_timer.o(i.drv_timer_set_int) + drv_timer_set_prescaler 0x00016499 Thumb Code 36 drv_timer.o(i.drv_timer_set_prescaler) + drv_timer_set_repeat 0x000164c1 Thumb Code 12 drv_timer.o(i.drv_timer_set_repeat) + drv_tx_phy_test_enter 0x000164db Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + drv_tx_phy_test_exit 0x000164f7 Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + drv_vidc_clear_irq 0x00016549 Thumb Code 8 drv_vidc.o(i.drv_vidc_clear_irq) + drv_vidc_enable 0x00016551 Thumb Code 24 drv_vidc.o(i.drv_vidc_enable) + drv_vidc_enable_irq 0x00016569 Thumb Code 58 drv_vidc.o(i.drv_vidc_enable_irq) + drv_vidc_get_irq_status 0x000165a9 Thumb Code 18 drv_vidc.o(i.drv_vidc_get_irq_status) + drv_vidc_init_module_enable 0x000165bd Thumb Code 36 drv_vidc.o(i.drv_vidc_init_module_enable) + drv_vidc_register_callback 0x000165e5 Thumb Code 6 drv_vidc.o(i.drv_vidc_register_callback) + drv_vidc_reset 0x000165f1 Thumb Code 6 drv_vidc.o(i.drv_vidc_reset) + drv_vidc_set_dst_parameter 0x000165f7 Thumb Code 60 drv_vidc.o(i.drv_vidc_set_dst_parameter) + drv_vidc_set_irqen 0x00016633 Thumb Code 20 drv_vidc.o(i.drv_vidc_set_irqen) + drv_vidc_set_mirror 0x00016647 Thumb Code 16 drv_vidc.o(i.drv_vidc_set_mirror) + drv_vidc_set_p2r_hcoef0 0x00016657 Thumb Code 8 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + drv_vidc_set_p2r_hinitb 0x0001665f Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + drv_vidc_set_p2r_hinitr 0x00016685 Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + drv_vidc_set_pentile_swap 0x000166ad Thumb Code 18 drv_vidc.o(i.drv_vidc_set_pentile_swap) + drv_vidc_set_pu_ctrl 0x000166c5 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + drv_vidc_set_rotation 0x000166cf Thumb Code 16 drv_vidc.o(i.drv_vidc_set_rotation) + drv_vidc_set_scld_hcoef0 0x000166df Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + drv_vidc_set_scld_hcoef1 0x000166e9 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + drv_vidc_set_scld_step 0x000166f3 Thumb Code 18 drv_vidc.o(i.drv_vidc_set_scld_step) + drv_vidc_set_scld_vcoef0 0x00016705 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + drv_vidc_set_scld_vcoef1 0x0001670f Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + drv_vidc_set_src_parameter 0x00016719 Thumb Code 22 drv_vidc.o(i.drv_vidc_set_src_parameter) + drv_wdg_clear_counter 0x00016731 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_counter) + drv_wdg_set_int 0x00016761 Thumb Code 60 drv_wdg.o(i.drv_wdg_set_int) + fls_clr_interrupt_flag 0x000167a1 Thumb Code 10 drv_fls.o(i.fls_clr_interrupt_flag) + fputc 0x000167ab Thumb Code 20 tau_log.o(i.fputc) + hal_dsi_rx_ctrl_create_handle 0x000167c1 Thumb Code 48 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + hal_dsi_rx_ctrl_deinit 0x000167f5 Thumb Code 148 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + hal_dsi_rx_ctrl_dsc_async_handler 0x00016891 Thumb Code 120 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016915 Thumb Code 32 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + hal_dsi_rx_ctrl_get_max_ret_size 0x0001693d Thumb Code 30 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + hal_dsi_rx_ctrl_init 0x00016965 Thumb Code 88 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + hal_dsi_rx_ctrl_send_ack_cmd 0x0001710d Thumb Code 212 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + hal_dsi_rx_ctrl_set_cus_sync_line 0x000171fd Thumb Code 44 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + hal_dsi_rx_ctrl_set_hw_tear_mode 0x00017231 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + hal_dsi_rx_ctrl_set_sw_tear_mode 0x00017311 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + hal_dsi_rx_ctrl_start 0x00017345 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + hal_dsi_rx_ctrl_stop 0x00017381 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + hal_dsi_rx_ctrl_toggle_resolution 0x000173bd Thumb Code 28 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + hal_dsi_tx_ctrl_create_handle 0x000179f1 Thumb Code 34 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + hal_dsi_tx_ctrl_deinit 0x00017a1d Thumb Code 118 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017aa1 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017aed Thumb Code 32 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + hal_dsi_tx_ctrl_init 0x00017b15 Thumb Code 154 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + hal_dsi_tx_ctrl_panel_reset_pin 0x00017bdd Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + hal_dsi_tx_ctrl_set_ccm 0x00017be9 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + hal_dsi_tx_ctrl_set_overwrite_rgb 0x00017c09 Thumb Code 16 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + hal_dsi_tx_ctrl_set_partial_disp 0x00017c1d Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + hal_dsi_tx_ctrl_set_partial_disp_area 0x00017c2d Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + hal_dsi_tx_ctrl_start 0x00017c51 Thumb Code 140 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + hal_dsi_tx_ctrl_stop 0x00017ced Thumb Code 56 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + hal_dsi_tx_ctrl_write_array_cmd 0x00017d31 Thumb Code 210 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + hal_dsi_tx_ctrl_write_cmd 0x00017e09 Thumb Code 172 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + hal_gpio_ctrl_eint 0x0001809d Thumb Code 18 hal_gpio.o(i.hal_gpio_ctrl_eint) + hal_gpio_get_input_data 0x000180b5 Thumb Code 18 hal_gpio.o(i.hal_gpio_get_input_data) + hal_gpio_init_eint 0x000180c9 Thumb Code 58 hal_gpio.o(i.hal_gpio_init_eint) + hal_gpio_init_input 0x00018109 Thumb Code 28 hal_gpio.o(i.hal_gpio_init_input) + hal_gpio_init_output 0x00018129 Thumb Code 34 hal_gpio.o(i.hal_gpio_init_output) + hal_gpio_reg_eint_cb 0x00018151 Thumb Code 20 hal_gpio.o(i.hal_gpio_reg_eint_cb) + hal_gpio_set_ap_reset_int 0x00018169 Thumb Code 76 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + hal_gpio_set_mode 0x000181b9 Thumb Code 90 hal_gpio.o(i.hal_gpio_set_mode) + hal_gpio_set_output_data 0x00018219 Thumb Code 8 hal_gpio.o(i.hal_gpio_set_output_data) + hal_gpio_set_pull_state 0x00018221 Thumb Code 26 hal_gpio.o(i.hal_gpio_set_pull_state) + hal_i2c_m_dma_init 0x00018241 Thumb Code 92 hal_i2c_master.o(i.hal_i2c_m_dma_init) + hal_i2c_m_dma_read 0x000182ad Thumb Code 26 hal_i2c_master.o(i.hal_i2c_m_dma_read) + hal_i2c_m_dma_write 0x000182cd Thumb Code 24 hal_i2c_master.o(i.hal_i2c_m_dma_write) + hal_i2c_m_transfer_complate 0x000182e9 Thumb Code 6 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + hal_i2c_s_dma_write 0x00018325 Thumb Code 62 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + hal_i2c_s_init 0x00018371 Thumb Code 176 hal_i2c_slave.o(i.hal_i2c_s_init) + hal_i2c_s_nonblocking_read 0x00018439 Thumb Code 14 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + hal_i2c_s_set_transfer 0x0001844d Thumb Code 6 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + hal_internal_init_memc 0x000185cd Thumb Code 170 hal_internal_vsync.o(i.hal_internal_init_memc) + hal_internal_sync_get_fb_setting 0x000186c9 Thumb Code 12 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + hal_internal_sync_get_hight_performan_mode 0x000186d9 Thumb Code 10 hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) + hal_internal_sync_input_resolution_change 0x000186e9 Thumb Code 438 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + hal_internal_update_dpi_param 0x00018915 Thumb Code 10 hal_internal_vsync.o(i.hal_internal_update_dpi_param) + hal_internal_video_mode_auto_sync 0x00018925 Thumb Code 238 hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) + hal_internal_vsync_deinit 0x00018a31 Thumb Code 30 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + hal_internal_vsync_get_rx_state 0x00018a59 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + hal_internal_vsync_get_sync_line 0x00018a65 Thumb Code 18 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + hal_internal_vsync_get_tear_mode 0x00018a7d Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) + hal_internal_vsync_get_tx_state 0x00018a89 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + hal_internal_vsync_init_rx 0x00018a95 Thumb Code 236 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + hal_internal_vsync_init_tx 0x00018bad Thumb Code 172 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + hal_internal_vsync_set_auto_hw_filter 0x00018c5d Thumb Code 222 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + hal_internal_vsync_set_rx_state 0x00018d79 Thumb Code 16 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + hal_internal_vsync_set_sync_line 0x00018d8d Thumb Code 30 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + hal_internal_vsync_set_tear_mode 0x00018db1 Thumb Code 72 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + hal_internal_vsync_set_tx_state 0x00018e01 Thumb Code 118 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + hal_pwm_out_config_all 0x000192c5 Thumb Code 16 hal_pwm.o(i.hal_pwm_out_config_all) + hal_pwm_out_init 0x0001935d Thumb Code 12 hal_pwm.o(i.hal_pwm_out_init) + hal_spi_m_clear_rxfifo 0x00019369 Thumb Code 14 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + hal_swire_deinit 0x00019377 Thumb Code 18 hal_swire.o(i.hal_swire_deinit) + hal_swire_open 0x00019389 Thumb Code 22 hal_swire.o(i.hal_swire_open) + hal_system_enable_systick 0x0001939f Thumb Code 8 hal_system.o(i.hal_system_enable_systick) + hal_system_init 0x000193a9 Thumb Code 104 hal_system.o(i.hal_system_init) + hal_system_init_console 0x00019431 Thumb Code 28 hal_system.o(i.hal_system_init_console) + hal_system_set_phy_calibration 0x0001944d Thumb Code 8 hal_system.o(i.hal_system_set_phy_calibration) + hal_system_set_pvd 0x00019455 Thumb Code 8 hal_system.o(i.hal_system_set_pvd) + hal_system_set_vcc 0x0001945d Thumb Code 8 hal_system.o(i.hal_system_set_vcc) + hal_timer_deinit 0x00019465 Thumb Code 46 hal_timer.o(i.hal_timer_deinit) + hal_timer_init 0x00019493 Thumb Code 26 hal_timer.o(i.hal_timer_init) + hal_timer_start 0x000194ad Thumb Code 66 hal_timer.o(i.hal_timer_start) + hal_timer_stop 0x000194f5 Thumb Code 40 hal_timer.o(i.hal_timer_stop) + hal_uart_init 0x0001951d Thumb Code 126 hal_uart.o(i.hal_uart_init) + hal_uart_transmit_blocking 0x000195a9 Thumb Code 12 hal_uart.o(i.hal_uart_transmit_blocking) + handle_init 0x000195b9 Thumb Code 140 irq_redirect .o(i.handle_init) + main 0x00019809 Thumb Code 10 main.o(i.main) + sqrt 0x0001a4d1 Thumb Code 66 sqrt.o(i.sqrt) + translate_data 0x0001a519 Thumb Code 858 ap_demo.o(i.translate_data) + panel_init_code 0x0001aca0 Data 9967 ap_demo.o(.constdata) + phone_data_21 0x0001d38f Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_55 0x0001d390 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_85_0 0x0001d391 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_92_1 0x0001d392 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_1 0x0001d393 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_2 0x0001d394 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_3 0x0001d395 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_4 0x0001d396 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_52 0x0001d397 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_92_3 0x0001d39a Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_A3 0x0001d39d Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A4 0x0001d3a1 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A5 0x0001d3a5 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_AF 0x0001d3a9 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_F1 0x0001d3ad Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_22 0x0001d3b1 Data 5 app_tp_for_custom_s8.o(.constdata) + phone_data_92_2 0x0001d3b6 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_1 0x0001d3bc Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_2 0x0001d3c2 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_3 0x0001d3c8 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_4 0x0001d3ce Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_60_1 0x0001d3d4 Data 16 app_tp_for_custom_s8.o(.constdata) + phone_data_23 0x0001d3e4 Data 11 app_tp_for_custom_s8.o(.constdata) + phone_data_85_2 0x0001d3ef Data 28 app_tp_for_custom_s8.o(.constdata) + phone_data_90 0x0001d40b Data 10 app_tp_for_custom_s8.o(.constdata) + phone_data_72_3 0x0001d415 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_5 0x0001d8dd Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_13 0x0001dda5 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_75_1 0x0001e26d Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_00 0x0001e4d9 Data 660 app_tp_for_custom_s8.o(.constdata) + phone_data_75_FF 0x0001e76d Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_3 0x0001e88d Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_6 0x0001eaf9 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_7 0x0001ed65 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_08 0x0001efd1 Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_11 0x0001f0f1 Data 620 app_tp_for_custom_s8.o(.constdata) + sleep_on 0x0001f35d Data 16 app_tp_for_custom_s8.o(.constdata) + Region$$Table$$Base 0x0001f7d8 Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x0001f808 Number 0 anon$$obj.o(Region$$Table) + g_fun_handle 0x00070100 Data 192 irq_redirect .o(.ARM.__AT_0x00070100) + phone_start_flag 0x000701d4 Data 1 ap_demo.o(.data) + phone_DisplayOFF_flag 0x000701d5 Data 1 ap_demo.o(.data) + panel_mode 0x000701d8 Data 1 ap_demo.o(.data) + phone_DisplayOFF_count 0x000701da Data 2 ap_demo.o(.data) + value_reg_b1 0x000701e0 Data 2 ap_demo.o(.data) + value_reg_ca 0x000701e2 Data 2 ap_demo.o(.data) + panel_r 0x000701e4 Data 2 ap_demo.o(.data) + panel_g 0x000701e6 Data 2 ap_demo.o(.data) + panel_b 0x000701e8 Data 2 ap_demo.o(.data) + s_screen_init_complate 0x000701fc Data 1 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data1 0x00070200 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data3 0x00070203 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data4 0x00070206 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data2 0x00070209 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data3 0x0007020c Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data6 0x0007020f Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data7 0x00070212 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data8 0x00070215 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data4 0x00070218 Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data5 0x0007021c Data 4 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data2 0x00070220 Data 6 app_tp_transfer.o(.data) + phone_data_E4 0x00070226 Data 1 app_tp_for_custom_s8.o(.data) + tp_flag 0x00070227 Data 1 app_tp_for_custom_s8.o(.data) + g_phone_output_int_pad 0x00070228 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_in 0x00070229 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_count 0x0007022a Data 1 app_tp_for_custom_s8.o(.data) + sleep_double_EN 0x0007022b Data 1 app_tp_for_custom_s8.o(.data) + Flag_EA_EN 0x0007022c Data 1 app_tp_for_custom_s8.o(.data) + Flag_touch_count 0x0007022d Data 1 app_tp_for_custom_s8.o(.data) + touchnum_bak 0x0007022e Data 1 app_tp_for_custom_s8.o(.data) + Flag_blacklight_EN 0x0007022f Data 1 app_tp_for_custom_s8.o(.data) + phone_data_B1 0x00070238 Data 2 app_tp_for_custom_s8.o(.data) + phone_data_30 0x0007023a Data 2 app_tp_for_custom_s8.o(.data) + phone_reg_coord_back 0x00070244 Data 200 app_tp_for_custom_s8.o(.data) + g_screen_input_rst_pad 0x0007030c Data 1 app_tp_for_custom_s8.o(.data) + g_screen_input_int_pad 0x0007030d Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_1 0x0007030e Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_2 0x0007030f Data 3 app_tp_for_custom_s8.o(.data) + screen_data_write_3 0x00070312 Data 5 app_tp_for_custom_s8.o(.data) + screen_reg_int_data 0x00070318 Data 48 app_tp_for_custom_s8.o(.data) + g_fls_w_cmd 0x00070378 Data 1 norflash.o(.data) + g_fls_r_cmd 0x00070379 Data 1 norflash.o(.data) + g_fls_write_en_status 0x0007037a Data 1 norflash.o(.data) + isFlsTransferEnd 0x0007037b Data 1 norflash.o(.data) + isFlsFifoReq 0x0007037c Data 1 norflash.o(.data) + isNandWriteCompleted 0x0007037d Data 1 norflash.o(.data) + isNandReadCompleted 0x0007037e Data 1 norflash.o(.data) + g_fls_error_info 0x00070384 Data 6 norflash.o(.data) + g_systick_cb_func 0x00070390 Data 4 drv_common.o(.data) + g_system_clock 0x00070394 Data 4 drv_common.o(.data) + g_scld_fhd_filter_h 0x000703ac Data 256 drv_param_init.o(.data) + g_scld_fhd_filter_v 0x000704ac Data 256 drv_param_init.o(.data) + g_scld_hd_filter_h 0x000705ac Data 256 drv_param_init.o(.data) + g_scld_hd_filter_v 0x000706ac Data 256 drv_param_init.o(.data) + g_sclu_lanczos_filter 0x000707ac Data 128 drv_param_init.o(.data) + g_ccm_setting 0x0007082c Data 36 drv_param_init.o(.data) + g_sof_gen_te_func 0x000708c4 Data 4 hal_internal_vsync.o(.data) + g_int_rxbr_irq0_cb_func 0x000708c8 Data 4 drv_rxbr.o(.data) + g_int_rxbr_irq1_cb_func 0x000708cc Data 4 drv_rxbr.o(.data) + g_int_vidc_cb_func 0x000708d0 Data 4 drv_vidc.o(.data) + __stdout 0x000708f8 Data 4 stdout.o(.data) + string 0x00070ba0 Data 256 tau_log.o(.bss) + hal_dmahandle 0x00070ca0 Data 160 hal_uart.o(.bss) + hal_uarthandle_dma 0x00070d40 Data 32 hal_uart.o(.bss) + hal_uart_handle_global 0x00070d60 Data 16 hal_uart.o(.bss) + g_vsync_hande 0x00070f0c Data 100 hal_internal_vsync.o(.bss) + g_dcs_execute_table 0x00070f70 Data 2048 hal_internal_vsync.o(.bss) + g_packet_fifo 0x00071890 Data 4144 dcs_packet_fifo.o(.bss) + g_spis_ctrl_handle 0x000728c0 Data 32 hal_spi_slave.o(.bss) + __stack_limit 0x000728e0 Data 0 startup_armcm0.o(STACK) + __initial_sp 0x000738e0 Data 0 startup_armcm0.o(STACK) + + + +============================================================================== + +Memory Map of the image + + Image Entry point : 0x000100c1 + + Load Region LR_IROM2 (Base: 0x00010000, Size: 0x0000ff38, Max: 0x00010000, ABSOLUTE, COMPRESSED[0x0000fbe8]) + + Execution Region ER_IROM2 (Exec base: 0x00010000, Load base: 0x00010000, Size: 0x0000f808, Max: 0x00010000, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00010000 0x00010000 0x000000c0 Data RO 524 RESET startup_armcm0.o + 0x000100c0 0x000100c0 0x00000000 Code RO 2614 * .ARM.Collect$$$$00000000 mc_p.l(entry.o) + 0x000100c0 0x000100c0 0x00000004 Code RO 2924 .ARM.Collect$$$$00000001 mc_p.l(entry2.o) + 0x000100c4 0x000100c4 0x00000004 Code RO 2927 .ARM.Collect$$$$00000004 mc_p.l(entry5.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2929 .ARM.Collect$$$$00000008 mc_p.l(entry7b.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2931 .ARM.Collect$$$$0000000A mc_p.l(entry8b.o) + 0x000100c8 0x000100c8 0x00000008 Code RO 2932 .ARM.Collect$$$$0000000B mc_p.l(entry9a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2934 .ARM.Collect$$$$0000000D mc_p.l(entry10a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2936 .ARM.Collect$$$$0000000F mc_p.l(entry11a.o) + 0x000100d0 0x000100d0 0x00000004 Code RO 2925 .ARM.Collect$$$$00002712 mc_p.l(entry2.o) + 0x000100d4 0x000100d4 0x00000078 Code RO 525 .text startup_armcm0.o + 0x0001014c 0x0001014c 0x0000002c Code RO 2617 .text mc_p.l(uidiv.o) + 0x00010178 0x00010178 0x00000028 Code RO 2619 .text mc_p.l(idiv.o) + 0x000101a0 0x000101a0 0x00000024 Code RO 2621 .text mc_p.l(memcpya.o) + 0x000101c4 0x000101c4 0x00000024 Code RO 2623 .text mc_p.l(memseta.o) + 0x000101e8 0x000101e8 0x000000b2 Code RO 2888 .text mf_p.l(fadd.o) + 0x0001029a 0x0001029a 0x0000007a Code RO 2890 .text mf_p.l(fmul.o) + 0x00010314 0x00010314 0x0000007c Code RO 2892 .text mf_p.l(fdiv.o) + 0x00010390 0x00010390 0x00000018 Code RO 2894 .text mf_p.l(fscalb.o) + 0x000103a8 0x000103a8 0x00000164 Code RO 2896 .text mf_p.l(dadd.o) + 0x0001050c 0x0001050c 0x000000d0 Code RO 2898 .text mf_p.l(dmul.o) + 0x000105dc 0x000105dc 0x000000f0 Code RO 2900 .text mf_p.l(ddiv.o) + 0x000106cc 0x000106cc 0x00000016 Code RO 2902 .text mf_p.l(fflti.o) + 0x000106e2 0x000106e2 0x0000000e Code RO 2904 .text mf_p.l(ffltui.o) + 0x000106f0 0x000106f0 0x0000001c Code RO 2908 .text mf_p.l(dfltui.o) + 0x0001070c 0x0001070c 0x00000032 Code RO 2910 .text mf_p.l(ffixi.o) + 0x0001073e 0x0001073e 0x00000028 Code RO 2912 .text mf_p.l(ffixui.o) + 0x00010766 0x00010766 0x00000002 PAD + 0x00010768 0x00010768 0x00000048 Code RO 2914 .text mf_p.l(dfixi.o) + 0x000107b0 0x000107b0 0x0000003c Code RO 2916 .text mf_p.l(dfixui.o) + 0x000107ec 0x000107ec 0x00000028 Code RO 2918 .text mf_p.l(f2d.o) + 0x00010814 0x00010814 0x00000028 Code RO 2920 .text mf_p.l(cdcmple.o) + 0x0001083c 0x0001083c 0x00000014 Code RO 2922 .text mf_p.l(cfrcmple.o) + 0x00010850 0x00010850 0x00000060 Code RO 2939 .text mc_p.l(uldiv.o) + 0x000108b0 0x000108b0 0x00000020 Code RO 2941 .text mc_p.l(llshl.o) + 0x000108d0 0x000108d0 0x00000022 Code RO 2943 .text mc_p.l(llushr.o) + 0x000108f2 0x000108f2 0x00000026 Code RO 2945 .text mc_p.l(llsshr.o) + 0x00010918 0x00010918 0x00000000 Code RO 2954 .text mc_p.l(iusefp.o) + 0x00010918 0x00010918 0x00000082 Code RO 2955 .text mf_p.l(fepilogue.o) + 0x0001099a 0x0001099a 0x000000be Code RO 2957 .text mf_p.l(depilogue.o) + 0x00010a58 0x00010a58 0x000000a2 Code RO 2961 .text mf_p.l(dsqrt.o) + 0x00010afa 0x00010afa 0x00000002 PAD + 0x00010afc 0x00010afc 0x00000040 Code RO 2963 .text mf_p.l(dfixul.o) + 0x00010b3c 0x00010b3c 0x00000028 Code RO 2965 .text mf_p.l(cdrcmple.o) + 0x00010b64 0x00010b64 0x00000024 Code RO 2967 .text mc_p.l(init.o) + 0x00010b88 0x00010b88 0x00000056 Code RO 2977 .text mc_p.l(__dczerorl2.o) + 0x00010bde 0x00010bde 0x00000002 PAD + 0x00010be0 0x00010be0 0x00000018 Code RO 2248 i.ADC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010bf8 0x00010bf8 0x00000018 Code RO 2249 i.AP_NRESET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c10 0x00010c10 0x00000014 Code RO 2250 i.DMA_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c24 0x00010c24 0x0000001c Code RO 2251 i.EXTI_INT0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c40 0x00010c40 0x0000001c Code RO 2252 i.EXTI_INT1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c5c 0x00010c5c 0x0000001c Code RO 2253 i.EXTI_INT2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c78 0x00010c78 0x0000001c Code RO 2254 i.EXTI_INT3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c94 0x00010c94 0x0000001c Code RO 2255 i.EXTI_INT4_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010cb0 0x00010cb0 0x0000001c Code RO 2256 i.EXTI_INT5_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ccc 0x00010ccc 0x0000001c Code RO 2257 i.EXTI_INT6_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ce8 0x00010ce8 0x0000001c Code RO 2258 i.EXTI_INT7_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d04 0x00010d04 0x00000014 Code RO 2259 i.FLSCTRL_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d18 0x00010d18 0x0000004e Code RO 99 i.Gpio_swire_output ap_demo.o + 0x00010d66 0x00010d66 0x00000002 PAD + 0x00010d68 0x00010d68 0x00000014 Code RO 2260 i.HardFault_Handler CVWL368.lib(irq_redirect .o) + 0x00010d7c 0x00010d7c 0x00000018 Code RO 2261 i.I2C0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d94 0x00010d94 0x00000018 Code RO 2262 i.I2C1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dac 0x00010dac 0x00000018 Code RO 2263 i.LCDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dc4 0x00010dc4 0x00000028 Code RO 990 i.LOG_printf CVWL368.lib(tau_log.o) + 0x00010dec 0x00010dec 0x00000018 Code RO 2264 i.MEMC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e04 0x00010e04 0x00000018 Code RO 2265 i.MIPI_RX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e1c 0x00010e1c 0x00000018 Code RO 2266 i.MIPI_TX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e34 0x00010e34 0x0000001c Code RO 2267 i.PWMDET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e50 0x00010e50 0x00000030 Code RO 100 i.PWM_Task ap_demo.o + 0x00010e80 0x00010e80 0x00000134 Code RO 271 i.S20_Start_init app_tp_transfer.o + 0x00010fb4 0x00010fb4 0x0000001c Code RO 2268 i.SPIM_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010fd0 0x00010fd0 0x0000001c Code RO 2269 i.SPIS_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010fec 0x00010fec 0x00000002 Code RO 2496 i.UART_DisableDma CVWL368.lib(drv_uart.o) + 0x00010fee 0x00010fee 0x00000004 Code RO 2502 i.UART_GetInstance CVWL368.lib(drv_uart.o) + 0x00010ff2 0x00010ff2 0x0000000e Code RO 2971 i.__scatterload_copy mc_p.l(handlers.o) + 0x00011000 0x00011000 0x00000014 Data RO 1112 .ARM.__at_0x11000 CVWL368.lib(drv_common.o) + 0x00011014 0x00011014 0x00000002 Code RO 2972 i.__scatterload_null mc_p.l(handlers.o) + 0x00011016 0x00011016 0x00000001 Data RO 433 .constdata app_tp_for_custom_s8.o + 0x00011017 0x00011017 0x00000001 PAD + 0x00011018 0x00011018 0x00000004 Data RO 1113 .ARM.__at_0x11018 CVWL368.lib(drv_common.o) + 0x0001101c 0x0001101c 0x0000001c Code RO 2270 i.SWIRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011038 0x00011038 0x00000018 Code RO 2271 i.SysTick_Handler CVWL368.lib(irq_redirect .o) + 0x00011050 0x00011050 0x00000018 Code RO 2272 i.TIMER0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011068 0x00011068 0x00000018 Code RO 2273 i.TIMER1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011080 0x00011080 0x00000018 Code RO 2274 i.TIMER2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011098 0x00011098 0x00000018 Code RO 2275 i.TIMER3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110b0 0x000110b0 0x0000001c Code RO 2492 i.UART0_IRQ_Handle CVWL368.lib(drv_uart.o) + 0x000110cc 0x000110cc 0x00000018 Code RO 2276 i.UART_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110e4 0x000110e4 0x00000024 Code RO 2510 i.UART_ResetRxFIFO CVWL368.lib(drv_uart.o) + 0x00011108 0x00011108 0x00000048 Code RO 2513 i.UART_SetBaudRate CVWL368.lib(drv_uart.o) + 0x00011150 0x00011150 0x0000001a Code RO 2514 i.UART_SwitchSCLK CVWL368.lib(drv_uart.o) + 0x0001116a 0x0001116a 0x00000134 Code RO 2516 i.UART_TransferHandleIRQ CVWL368.lib(drv_uart.o) + 0x0001129e 0x0001129e 0x0000001a Code RO 2518 i.UART_WriteBlocking CVWL368.lib(drv_uart.o) + 0x000112b8 0x000112b8 0x000000bc Code RO 2519 i.UART_init CVWL368.lib(drv_uart.o) + 0x00011374 0x00011374 0x00000018 Code RO 2277 i.VIDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001138c 0x0001138c 0x00000018 Code RO 2278 i.VPRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113a4 0x000113a4 0x00000018 Code RO 2279 i.WDG_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113bc 0x000113bc 0x00000020 Code RO 2860 i.__0printf mc_p.l(printfa.o) + 0x000113dc 0x000113dc 0x00000024 Code RO 2866 i.__0vsprintf mc_p.l(printfa.o) + 0x00011400 0x00011400 0x0000002e Code RO 2959 i.__ARM_clz mf_p.l(depilogue.o) + 0x0001142e 0x0001142e 0x0000001a Code RO 622 i.__ARM_common_switch8 CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00011448 0x00011448 0x00000018 Code RO 1433 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_master.o) + 0x00011460 0x00011460 0x00000018 Code RO 1596 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_spi_master.o) + 0x00011478 0x00011478 0x00000020 Code RO 2102 i.__NVIC_DisableIRQ CVWL368.lib(drv_rxbr.o) + 0x00011498 0x00011498 0x00000018 Code RO 2103 i.__NVIC_EnableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114b0 0x000114b0 0x00000044 Code RO 2398 i.__NVIC_SetPriority CVWL368.lib(hal_spi_slave.o) + 0x000114f4 0x000114f4 0x0000000e Code RO 2973 i.__scatterload_zeroinit mc_p.l(handlers.o) + 0x00011502 0x00011502 0x00000002 PAD + 0x00011504 0x00011504 0x0000000c Code RO 2949 i.__set_errno mc_p.l(errno.o) + 0x00011510 0x00011510 0x00000174 Code RO 2867 i._fp_digits mc_p.l(printfa.o) + 0x00011684 0x00011684 0x000006ec Code RO 2868 i._printf_core mc_p.l(printfa.o) + 0x00011d70 0x00011d70 0x00000020 Code RO 2869 i._printf_post_padding mc_p.l(printfa.o) + 0x00011d90 0x00011d90 0x0000002c Code RO 2870 i._printf_pre_padding mc_p.l(printfa.o) + 0x00011dbc 0x00011dbc 0x0000000a Code RO 2872 i._sputc mc_p.l(printfa.o) + 0x00011dc6 0x00011dc6 0x00000002 PAD + 0x00011dc8 0x00011dc8 0x000002e4 Code RO 101 i.ap_dcs_read ap_demo.o + 0x000120ac 0x000120ac 0x00000230 Code RO 102 i.ap_demo ap_demo.o + 0x000122dc 0x000122dc 0x0000006c Code RO 103 i.ap_get_reg_ca ap_demo.o + 0x00012348 0x00012348 0x0000008c Code RO 104 i.ap_get_reg_df ap_demo.o + 0x000123d4 0x000123d4 0x00000074 Code RO 105 i.ap_reset_cb ap_demo.o + 0x00012448 0x00012448 0x0000006c Code RO 106 i.ap_set_backlight ap_demo.o + 0x000124b4 0x000124b4 0x00000054 Code RO 107 i.ap_set_backlight_51 ap_demo.o + 0x00012508 0x00012508 0x00000040 Code RO 108 i.ap_set_display_off ap_demo.o + 0x00012548 0x00012548 0x00000030 Code RO 109 i.ap_set_display_on ap_demo.o + 0x00012578 0x00012578 0x00000084 Code RO 110 i.ap_set_enter_sleep_mode ap_demo.o + 0x000125fc 0x000125fc 0x00000040 Code RO 111 i.ap_set_exit_sleep_mode ap_demo.o + 0x0001263c 0x0001263c 0x0000001c Code RO 112 i.ap_set_tp_calibration_04 ap_demo.o + 0x00012658 0x00012658 0x000000b0 Code RO 272 i.ap_tp_calibration app_tp_transfer.o + 0x00012708 0x00012708 0x0000001c Code RO 2104 i.app_ADC_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00012724 0x00012724 0x00000024 Code RO 1357 i.app_AP_NRESET_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012748 0x00012748 0x0000001c Code RO 1358 i.app_EXTI_INT0_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012764 0x00012764 0x0000001c Code RO 1359 i.app_EXTI_INT1_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012780 0x00012780 0x0000001c Code RO 1360 i.app_EXTI_INT2_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x0001279c 0x0001279c 0x0000001c Code RO 1361 i.app_EXTI_INT3_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000127b8 0x000127b8 0x0000001c Code RO 1362 i.app_EXTI_INT4_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000127d4 0x000127d4 0x0000001c Code RO 1363 i.app_EXTI_INT5_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000127f0 0x000127f0 0x0000001c Code RO 1364 i.app_EXTI_INT6_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x0001280c 0x0001280c 0x0000001c Code RO 1365 i.app_EXTI_INT7_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012828 0x00012828 0x00000048 Code RO 1104 i.app_HardFault_Handler CVWL368.lib(drv_common.o) + 0x00012870 0x00012870 0x00000018 Code RO 1468 i.app_I2C0_IRQn_Handler CVWL368.lib(drv_i2c_slave.o) + 0x00012888 0x00012888 0x00000010 Code RO 1434 i.app_I2C1_IRQn_Handler CVWL368.lib(drv_i2c_master.o) + 0x00012898 0x00012898 0x000001a4 Code RO 1714 i.app_LCDC_IRQn_Handler CVWL368.lib(hal_internal_vsync.o) + 0x00012a3c 0x00012a3c 0x00000088 Code RO 2046 i.app_MEMC_IRQn_Handler CVWL368.lib(drv_memc.o) + 0x00012ac4 0x00012ac4 0x00000298 Code RO 1818 i.app_MIPI_RX_IRQn_Handler CVWL368.lib(drv_dsi_rx.o) + 0x00012d5c 0x00012d5c 0x000000a0 Code RO 1874 i.app_MIPI_TX_IRQn_Handler CVWL368.lib(drv_dsi_tx.o) + 0x00012dfc 0x00012dfc 0x00000048 Code RO 1517 i.app_PWMDET_IRQn_Handler CVWL368.lib(drv_pwm.o) + 0x00012e44 0x00012e44 0x00000030 Code RO 1597 i.app_SPIM_IRQn_Handler CVWL368.lib(drv_spi_master.o) + 0x00012e74 0x00012e74 0x00000200 Code RO 2399 i.app_SPIS_IRQn_Handler CVWL368.lib(hal_spi_slave.o) + 0x00013074 0x00013074 0x00000020 Code RO 1629 i.app_SWIRE_IRQn_Handler CVWL368.lib(drv_swire.o) + 0x00013094 0x00013094 0x00000018 Code RO 1105 i.app_SysTick_Handler CVWL368.lib(drv_common.o) + 0x000130ac 0x000130ac 0x0000000a Code RO 1679 i.app_TIMER0_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000130b6 0x000130b6 0x0000000a Code RO 1680 i.app_TIMER1_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000130c0 0x000130c0 0x0000000a Code RO 1681 i.app_TIMER2_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000130ca 0x000130ca 0x0000000a Code RO 1682 i.app_TIMER3_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000130d4 0x000130d4 0x00000008 Code RO 2520 i.app_UART_IRQn_Handler CVWL368.lib(drv_uart.o) + 0x000130dc 0x000130dc 0x0000001c Code RO 2169 i.app_VIDC_IRQn_Handler CVWL368.lib(drv_vidc.o) + 0x000130f8 0x000130f8 0x0000001c Code RO 2105 i.app_VPRE_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00013114 0x00013114 0x00000038 Code RO 2579 i.app_WDG_IRQn_Handler CVWL368.lib(drv_wdg.o) + 0x0001314c 0x0001314c 0x00000010 Code RO 1219 i.app_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x0001315c 0x0001315c 0x00000030 Code RO 1020 i.app_fls_ctrl_Handler CVWL368.lib(norflash.o) + 0x0001318c 0x0001318c 0x00000024 Code RO 273 i.app_tp_I2C_init app_tp_transfer.o + 0x000131b0 0x000131b0 0x0000005c Code RO 113 i.app_tp_calibration_exec ap_demo.o + 0x0001320c 0x0001320c 0x00000030 Code RO 274 i.app_tp_i2cs_callback app_tp_transfer.o + 0x0001323c 0x0001323c 0x00000054 Code RO 275 i.app_tp_init app_tp_transfer.o + 0x00013290 0x00013290 0x00000020 Code RO 276 i.app_tp_m_read app_tp_transfer.o + 0x000132b0 0x000132b0 0x00000008 Code RO 278 i.app_tp_m_write app_tp_transfer.o + 0x000132b8 0x000132b8 0x00000368 Code RO 415 i.app_tp_phone_analysis_data app_tp_for_custom_s8.o + 0x00013620 0x00013620 0x0000000c Code RO 279 i.app_tp_phone_clear_reset_on app_tp_transfer.o + 0x0001362c 0x0001362c 0x00000008 Code RO 281 i.app_tp_s_read app_tp_transfer.o + 0x00013634 0x00013634 0x00000008 Code RO 283 i.app_tp_s_write app_tp_transfer.o + 0x0001363c 0x0001363c 0x000002ec Code RO 417 i.app_tp_screen_analysis_int app_tp_for_custom_s8.o + 0x00013928 0x00013928 0x00000030 Code RO 284 i.app_tp_screen_init app_tp_transfer.o + 0x00013958 0x00013958 0x0000000c Code RO 285 i.app_tp_screen_int_callback app_tp_transfer.o + 0x00013964 0x00013964 0x00000040 Code RO 286 i.app_tp_transfer_screen_const app_tp_transfer.o + 0x000139a4 0x000139a4 0x000000f4 Code RO 287 i.app_tp_transfer_screen_int app_tp_transfer.o + 0x00013a98 0x00013a98 0x00000014 Code RO 288 i.app_tp_transfer_screen_start app_tp_transfer.o + 0x00013aac 0x00013aac 0x00000024 Code RO 504 i.board_Init board.o + 0x00013ad0 0x00013ad0 0x000004f0 Code RO 1715 i.calc_framebuffer_setting CVWL368.lib(hal_internal_vsync.o) + 0x00013fc0 0x00013fc0 0x000000c8 Code RO 2603 i.ceil m_ps.l(ceil.o) + 0x00014088 0x00014088 0x0000002c Code RO 1716 i.check_mipi_rx_tx_video_info CVWL368.lib(hal_internal_vsync.o) + 0x000140b4 0x000140b4 0x00000094 Code RO 1717 i.check_pkt_buf_rev CVWL368.lib(hal_internal_vsync.o) + 0x00014148 0x00014148 0x00000058 Code RO 1805 i.dcs_packet_fifo_alloc CVWL368.lib(dcs_packet_fifo.o) + 0x000141a0 0x000141a0 0x00000018 Code RO 1806 i.dcs_packet_fifo_init CVWL368.lib(dcs_packet_fifo.o) + 0x000141b8 0x000141b8 0x00000044 Code RO 1807 i.dcs_packet_free_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x000141fc 0x000141fc 0x00000024 Code RO 1808 i.dcs_packet_get_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014220 0x00014220 0x0000001c Code RO 1718 i.dcs_sw_filter CVWL368.lib(hal_internal_vsync.o) + 0x0001423c 0x0001423c 0x00000018 Code RO 982 i.delayMs CVWL368.lib(tau_delay.o) + 0x00014254 0x00014254 0x00000022 Code RO 983 i.delayUs CVWL368.lib(tau_delay.o) + 0x00014276 0x00014276 0x00000002 PAD + 0x00014278 0x00014278 0x00000038 Code RO 1648 i.drv_ap_rst_trig_edge_detect CVWL368.lib(drv_sys_cfg.o) + 0x000142b0 0x000142b0 0x0000000c Code RO 2369 i.drv_chip_info_get_info CVWL368.lib(drv_chip_info.o) + 0x000142bc 0x000142bc 0x00000040 Code RO 2370 i.drv_chip_info_init CVWL368.lib(drv_chip_info.o) + 0x000142fc 0x000142fc 0x000000b0 Code RO 2371 i.drv_chip_rx_info_check CVWL368.lib(drv_chip_info.o) + 0x000143ac 0x000143ac 0x00000014 Code RO 2372 i.drv_chip_rx_init_done CVWL368.lib(drv_chip_info.o) + 0x000143c0 0x000143c0 0x00000058 Code RO 1107 i.drv_common_enable_systick CVWL368.lib(drv_common.o) + 0x00014418 0x00014418 0x00000008 Code RO 1110 i.drv_common_system_init CVWL368.lib(drv_common.o) + 0x00014420 0x00014420 0x00000010 Code RO 1132 i.drv_crgu_config_reset_modules CVWL368.lib(drv_crgu.o) + 0x00014430 0x00014430 0x00000014 Code RO 1145 i.drv_crgu_set_ahb_pre_div CVWL368.lib(drv_crgu.o) + 0x00014444 0x00014444 0x00000014 Code RO 1146 i.drv_crgu_set_ahb_src CVWL368.lib(drv_crgu.o) + 0x00014458 0x00014458 0x00000020 Code RO 1149 i.drv_crgu_set_clock CVWL368.lib(drv_crgu.o) + 0x00014478 0x00014478 0x00000014 Code RO 1150 i.drv_crgu_set_dpi_mux_src CVWL368.lib(drv_crgu.o) + 0x0001448c 0x0001448c 0x00000018 Code RO 1151 i.drv_crgu_set_dpi_pre_div CVWL368.lib(drv_crgu.o) + 0x000144a4 0x000144a4 0x00000014 Code RO 1152 i.drv_crgu_set_dpi_pre_src CVWL368.lib(drv_crgu.o) + 0x000144b8 0x000144b8 0x00000014 Code RO 1153 i.drv_crgu_set_dsc_core_div CVWL368.lib(drv_crgu.o) + 0x000144cc 0x000144cc 0x00000014 Code RO 1154 i.drv_crgu_set_dsco_src CVWL368.lib(drv_crgu.o) + 0x000144e0 0x000144e0 0x00000014 Code RO 1155 i.drv_crgu_set_dsco_src_div CVWL368.lib(drv_crgu.o) + 0x000144f4 0x000144f4 0x00000014 Code RO 1156 i.drv_crgu_set_fb_div CVWL368.lib(drv_crgu.o) + 0x00014508 0x00014508 0x00000014 Code RO 1157 i.drv_crgu_set_fb_src CVWL368.lib(drv_crgu.o) + 0x0001451c 0x0001451c 0x00000014 Code RO 1160 i.drv_crgu_set_lcdc_div CVWL368.lib(drv_crgu.o) + 0x00014530 0x00014530 0x00000014 Code RO 1161 i.drv_crgu_set_lcdc_src CVWL368.lib(drv_crgu.o) + 0x00014544 0x00014544 0x00000014 Code RO 1162 i.drv_crgu_set_mipi_cfg_src CVWL368.lib(drv_crgu.o) + 0x00014558 0x00014558 0x00000018 Code RO 1163 i.drv_crgu_set_mipi_ref_src CVWL368.lib(drv_crgu.o) + 0x00014570 0x00014570 0x00000018 Code RO 1166 i.drv_crgu_set_reset CVWL368.lib(drv_crgu.o) + 0x00014588 0x00014588 0x00000014 Code RO 1167 i.drv_crgu_set_rxbr_div CVWL368.lib(drv_crgu.o) + 0x0001459c 0x0001459c 0x00000014 Code RO 1168 i.drv_crgu_set_rxbr_src CVWL368.lib(drv_crgu.o) + 0x000145b0 0x000145b0 0x00000014 Code RO 1170 i.drv_crgu_set_vidc_src CVWL368.lib(drv_crgu.o) + 0x000145c4 0x000145c4 0x00000018 Code RO 1223 i.drv_dma_clear_flag CVWL368.lib(drv_dma.o) + 0x000145dc 0x000145dc 0x0000001c Code RO 1224 i.drv_dma_create_handle CVWL368.lib(drv_dma.o) + 0x000145f8 0x000145f8 0x00000010 Code RO 1226 i.drv_dma_disenable_channel CVWL368.lib(drv_dma.o) + 0x00014608 0x00014608 0x00000010 Code RO 1228 i.drv_dma_enable_channel CVWL368.lib(drv_dma.o) + 0x00014618 0x00014618 0x00000024 Code RO 1229 i.drv_dma_enable_channel_interrupts CVWL368.lib(drv_dma.o) + 0x0001463c 0x0001463c 0x0000000c Code RO 1231 i.drv_dma_get_channel_flag CVWL368.lib(drv_dma.o) + 0x00014648 0x00014648 0x00000090 Code RO 1234 i.drv_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x000146d8 0x000146d8 0x00000012 Code RO 1236 i.drv_dma_prepar_transfer CVWL368.lib(drv_dma.o) + 0x000146ea 0x000146ea 0x0000001a Code RO 1238 i.drv_dma_set_burst CVWL368.lib(drv_dma.o) + 0x00014704 0x00014704 0x00000006 Code RO 1239 i.drv_dma_set_callback CVWL368.lib(drv_dma.o) + 0x0001470a 0x0001470a 0x00000002 PAD + 0x0001470c 0x0001470c 0x00000044 Code RO 1241 i.drv_dma_set_transfer CVWL368.lib(drv_dma.o) + 0x00014750 0x00014750 0x00000036 Code RO 2382 i.drv_dsc_dec_convert_pps_rc_parameter CVWL368.lib(drv_dsc_dec.o) + 0x00014786 0x00014786 0x0000000c Code RO 2383 i.drv_dsc_dec_disable CVWL368.lib(drv_dsc_dec.o) + 0x00014792 0x00014792 0x00000002 PAD + 0x00014794 0x00014794 0x00000074 Code RO 2384 i.drv_dsc_dec_enable CVWL368.lib(drv_dsc_dec.o) + 0x00014808 0x00014808 0x0000000a Code RO 2385 i.drv_dsc_dec_get_nslc CVWL368.lib(drv_dsc_dec.o) + 0x00014812 0x00014812 0x00000028 Code RO 2387 i.drv_dsc_dec_set_u8_pps CVWL368.lib(drv_dsc_dec.o) + 0x0001483a 0x0001483a 0x00000002 PAD + 0x0001483c 0x0001483c 0x00000104 Code RO 1819 i.drv_dsi_rx_calc_ipi_tx_delay CVWL368.lib(drv_dsi_rx.o) + 0x00014940 0x00014940 0x00000040 Code RO 1820 i.drv_dsi_rx_enable_irq CVWL368.lib(drv_dsi_rx.o) + 0x00014980 0x00014980 0x00000050 Code RO 1821 i.drv_dsi_rx_get_color_bpp CVWL368.lib(drv_dsi_rx.o) + 0x000149d0 0x000149d0 0x0000001c Code RO 1822 i.drv_dsi_rx_get_color_pcc CVWL368.lib(drv_dsi_rx.o) + 0x000149ec 0x000149ec 0x00000008 Code RO 1823 i.drv_dsi_rx_get_compression_en CVWL368.lib(drv_dsi_rx.o) + 0x000149f4 0x000149f4 0x00000006 Code RO 1824 i.drv_dsi_rx_get_max_ret_size CVWL368.lib(drv_dsi_rx.o) + 0x000149fa 0x000149fa 0x0000000e Code RO 1828 i.drv_dsi_rx_power_up CVWL368.lib(drv_dsi_rx.o) + 0x00014a08 0x00014a08 0x00000020 Code RO 1829 i.drv_dsi_rx_set_ctrl_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014a28 0x00014a28 0x00000010 Code RO 1830 i.drv_dsi_rx_set_ddi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014a38 0x00014a38 0x00000004 Code RO 1832 i.drv_dsi_rx_set_inten CVWL368.lib(drv_dsi_rx.o) + 0x00014a3c 0x00014a3c 0x00000010 Code RO 1833 i.drv_dsi_rx_set_ipi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014a4c 0x00014a4c 0x00000046 Code RO 1835 i.drv_dsi_rx_set_lane_swap CVWL368.lib(drv_dsi_rx.o) + 0x00014a92 0x00014a92 0x00000026 Code RO 1836 i.drv_dsi_rx_set_resp_cnt CVWL368.lib(drv_dsi_rx.o) + 0x00014ab8 0x00014ab8 0x00000104 Code RO 1837 i.drv_dsi_rx_set_up_phy CVWL368.lib(drv_dsi_rx.o) + 0x00014bbc 0x00014bbc 0x0000000e Code RO 1838 i.drv_dsi_rx_shut_down CVWL368.lib(drv_dsi_rx.o) + 0x00014bca 0x00014bca 0x00000014 Code RO 1876 i.drv_dsi_tx_command_header CVWL368.lib(drv_dsi_tx.o) + 0x00014bde 0x00014bde 0x0000006c Code RO 1877 i.drv_dsi_tx_command_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014c4a 0x00014c4a 0x00000004 Code RO 1878 i.drv_dsi_tx_command_put_payload CVWL368.lib(drv_dsi_tx.o) + 0x00014c4e 0x00014c4e 0x00000018 Code RO 1879 i.drv_dsi_tx_config_eotp CVWL368.lib(drv_dsi_tx.o) + 0x00014c66 0x00014c66 0x00000008 Code RO 1880 i.drv_dsi_tx_config_int CVWL368.lib(drv_dsi_tx.o) + 0x00014c6e 0x00014c6e 0x00000008 Code RO 1881 i.drv_dsi_tx_dpi_lpcmd_time CVWL368.lib(drv_dsi_tx.o) + 0x00014c76 0x00014c76 0x0000000a Code RO 1882 i.drv_dsi_tx_dpi_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014c80 0x00014c80 0x00000024 Code RO 1883 i.drv_dsi_tx_dpi_polarity CVWL368.lib(drv_dsi_tx.o) + 0x00014ca4 0x00014ca4 0x00000004 Code RO 1884 i.drv_dsi_tx_edpi_cmd_size CVWL368.lib(drv_dsi_tx.o) + 0x00014ca8 0x00014ca8 0x00000004 Code RO 1886 i.drv_dsi_tx_get_cmd_status CVWL368.lib(drv_dsi_tx.o) + 0x00014cac 0x00014cac 0x00000004 Code RO 1888 i.drv_dsi_tx_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014cb0 0x00014cb0 0x00000018 Code RO 1889 i.drv_dsi_tx_phy_clock_lane_auto_lp CVWL368.lib(drv_dsi_tx.o) + 0x00014cc8 0x00014cc8 0x0000001a Code RO 1890 i.drv_dsi_tx_phy_clock_lane_req_hs CVWL368.lib(drv_dsi_tx.o) + 0x00014ce2 0x00014ce2 0x0000000c Code RO 1892 i.drv_dsi_tx_phy_lane_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014cee 0x00014cee 0x00000064 Code RO 1896 i.drv_dsi_tx_phy_status_ready CVWL368.lib(drv_dsi_tx.o) + 0x00014d52 0x00014d52 0x0000003e Code RO 1897 i.drv_dsi_tx_phy_status_stopstate CVWL368.lib(drv_dsi_tx.o) + 0x00014d90 0x00014d90 0x00000134 Code RO 1899 i.drv_dsi_tx_phy_test_setup CVWL368.lib(drv_dsi_tx.o) + 0x00014ec4 0x00014ec4 0x0000001e Code RO 1900 i.drv_dsi_tx_phy_time_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014ee2 0x00014ee2 0x00000008 Code RO 1904 i.drv_dsi_tx_powerup CVWL368.lib(drv_dsi_tx.o) + 0x00014eea 0x00014eea 0x0000001c Code RO 1905 i.drv_dsi_tx_response_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014f06 0x00014f06 0x00000018 Code RO 1908 i.drv_dsi_tx_set_bta_ack CVWL368.lib(drv_dsi_tx.o) + 0x00014f1e 0x00014f1e 0x0000000c Code RO 1909 i.drv_dsi_tx_set_esc_div CVWL368.lib(drv_dsi_tx.o) + 0x00014f2a 0x00014f2a 0x00000002 PAD + 0x00014f2c 0x00014f2c 0x00000040 Code RO 1910 i.drv_dsi_tx_set_int CVWL368.lib(drv_dsi_tx.o) + 0x00014f6c 0x00014f6c 0x00000010 Code RO 1911 i.drv_dsi_tx_set_time_out_div CVWL368.lib(drv_dsi_tx.o) + 0x00014f7c 0x00014f7c 0x00000008 Code RO 1912 i.drv_dsi_tx_set_video_chunk CVWL368.lib(drv_dsi_tx.o) + 0x00014f84 0x00014f84 0x00000022 Code RO 1913 i.drv_dsi_tx_set_video_timing CVWL368.lib(drv_dsi_tx.o) + 0x00014fa6 0x00014fa6 0x00000008 Code RO 1915 i.drv_dsi_tx_shutdown CVWL368.lib(drv_dsi_tx.o) + 0x00014fae 0x00014fae 0x00000026 Code RO 1916 i.drv_dsi_tx_timeout_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014fd4 0x00014fd4 0x000000aa Code RO 1919 i.drv_dsi_tx_video_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x0001507e 0x0001507e 0x00000016 Code RO 1920 i.drv_dsi_tx_video_mode_disable_hact_cmd CVWL368.lib(drv_dsi_tx.o) + 0x00015094 0x00015094 0x00000018 Code RO 1921 i.drv_dsi_tx_video_mode_set_lp_cmd CVWL368.lib(drv_dsi_tx.o) + 0x000150ac 0x000150ac 0x0000002e Code RO 2320 i.drv_efuse_enter_inactive CVWL368.lib(drv_efuse.o) + 0x000150da 0x000150da 0x0000000c Code RO 2323 i.drv_efuse_int_enable CVWL368.lib(drv_efuse.o) + 0x000150e6 0x000150e6 0x00000032 Code RO 2324 i.drv_efuse_read CVWL368.lib(drv_efuse.o) + 0x00015118 0x00015118 0x00000018 Code RO 2325 i.drv_efuse_read_req CVWL368.lib(drv_efuse.o) + 0x00015130 0x00015130 0x00000018 Code RO 1366 i.drv_gpio_get_input_data CVWL368.lib(drv_gpio.o) + 0x00015148 0x00015148 0x0000000c Code RO 1368 i.drv_gpio_register_ap_reset_callback CVWL368.lib(drv_gpio.o) + 0x00015154 0x00015154 0x00000014 Code RO 1369 i.drv_gpio_register_callback CVWL368.lib(drv_gpio.o) + 0x00015168 0x00015168 0x00000050 Code RO 1371 i.drv_gpio_set_int CVWL368.lib(drv_gpio.o) + 0x000151b8 0x000151b8 0x00000020 Code RO 1372 i.drv_gpio_set_ioe CVWL368.lib(drv_gpio.o) + 0x000151d8 0x000151d8 0x00000010 Code RO 1373 i.drv_gpio_set_mode0 CVWL368.lib(drv_gpio.o) + 0x000151e8 0x000151e8 0x00000010 Code RO 1374 i.drv_gpio_set_mode1 CVWL368.lib(drv_gpio.o) + 0x000151f8 0x000151f8 0x00000010 Code RO 1375 i.drv_gpio_set_mode2 CVWL368.lib(drv_gpio.o) + 0x00015208 0x00015208 0x00000010 Code RO 1376 i.drv_gpio_set_mode3 CVWL368.lib(drv_gpio.o) + 0x00015218 0x00015218 0x00000020 Code RO 730 i.drv_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00015238 0x00015238 0x00000130 Code RO 1377 i.drv_gpio_set_pull_state CVWL368.lib(drv_gpio.o) + 0x00015368 0x00015368 0x0000000c Code RO 1469 i.drv_i2c0_set_callback CVWL368.lib(drv_i2c_slave.o) + 0x00015374 0x00015374 0x0000000c Code RO 1435 i.drv_i2c1_set_callback CVWL368.lib(drv_i2c_master.o) + 0x00015380 0x00015380 0x00000034 Code RO 1409 i.drv_i2c_dma_callback CVWL368.lib(drv_i2c_dma.o) + 0x000153b4 0x000153b4 0x000000ac Code RO 1410 i.drv_i2c_dma_init CVWL368.lib(drv_i2c_dma.o) + 0x00015460 0x00015460 0x0000001a Code RO 1411 i.drv_i2c_enable_rx_dma CVWL368.lib(drv_i2c_dma.o) + 0x0001547a 0x0001547a 0x00000018 Code RO 1412 i.drv_i2c_enable_tx_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015492 0x00015492 0x00000002 PAD + 0x00015494 0x00015494 0x00000060 Code RO 1437 i.drv_i2c_m_clear_it_pending_bit CVWL368.lib(drv_i2c_master.o) + 0x000154f4 0x000154f4 0x00000010 Code RO 1440 i.drv_i2c_m_enable CVWL368.lib(drv_i2c_master.o) + 0x00015504 0x00015504 0x00000038 Code RO 1441 i.drv_i2c_m_enable_intr CVWL368.lib(drv_i2c_master.o) + 0x0001553c 0x0001553c 0x0000008c Code RO 1447 i.drv_i2c_master_init CVWL368.lib(drv_i2c_master.o) + 0x000155c8 0x000155c8 0x0000005c Code RO 1413 i.drv_i2c_master_read_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015624 0x00015624 0x0000003c Code RO 1414 i.drv_i2c_master_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015660 0x00015660 0x0000003e Code RO 1415 i.drv_i2c_master_write_read_cmd CVWL368.lib(drv_i2c_dma.o) + 0x0001569e 0x0001569e 0x00000042 Code RO 1470 i.drv_i2c_s_clear_it_pending_bit CVWL368.lib(drv_i2c_slave.o) + 0x000156e0 0x000156e0 0x00000004 Code RO 1471 i.drv_i2c_s_config_intr CVWL368.lib(drv_i2c_slave.o) + 0x000156e4 0x000156e4 0x00000008 Code RO 1472 i.drv_i2c_s_enable CVWL368.lib(drv_i2c_slave.o) + 0x000156ec 0x000156ec 0x00000014 Code RO 1473 i.drv_i2c_s_get_fifo_status CVWL368.lib(drv_i2c_slave.o) + 0x00015700 0x00015700 0x00000050 Code RO 1476 i.drv_i2c_s_set_intr CVWL368.lib(drv_i2c_slave.o) + 0x00015750 0x00015750 0x0000001c Code RO 1477 i.drv_i2c_s_write_data CVWL368.lib(drv_i2c_slave.o) + 0x0001576c 0x0001576c 0x00000058 Code RO 1416 i.drv_i2c_set_dma_irq_callback CVWL368.lib(drv_i2c_dma.o) + 0x000157c4 0x000157c4 0x00000032 Code RO 1478 i.drv_i2c_slave_init CVWL368.lib(drv_i2c_slave.o) + 0x000157f6 0x000157f6 0x00000002 PAD + 0x000157f8 0x000157f8 0x00000018 Code RO 1417 i.drv_i2c_slave_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015810 0x00015810 0x00000018 Code RO 1988 i.drv_lcdc_config_bypass CVWL368.lib(drv_lcdc.o) + 0x00015828 0x00015828 0x00000030 Code RO 1989 i.drv_lcdc_config_ccm CVWL368.lib(drv_lcdc.o) + 0x00015858 0x00015858 0x00000016 Code RO 1990 i.drv_lcdc_config_disp_mode CVWL368.lib(drv_lcdc.o) + 0x0001586e 0x0001586e 0x00000024 Code RO 1991 i.drv_lcdc_config_dpi_polarity CVWL368.lib(drv_lcdc.o) + 0x00015892 0x00015892 0x00000026 Code RO 1992 i.drv_lcdc_config_dpi_timing CVWL368.lib(drv_lcdc.o) + 0x000158b8 0x000158b8 0x00000016 Code RO 1993 i.drv_lcdc_config_edpi_mode CVWL368.lib(drv_lcdc.o) + 0x000158ce 0x000158ce 0x00000016 Code RO 1994 i.drv_lcdc_config_endianness CVWL368.lib(drv_lcdc.o) + 0x000158e4 0x000158e4 0x0000000c Code RO 1995 i.drv_lcdc_config_input_size CVWL368.lib(drv_lcdc.o) + 0x000158f0 0x000158f0 0x0000001e Code RO 1996 i.drv_lcdc_config_int CVWL368.lib(drv_lcdc.o) + 0x0001590e 0x0001590e 0x00000022 Code RO 1997 i.drv_lcdc_config_int_single CVWL368.lib(drv_lcdc.o) + 0x00015930 0x00015930 0x00000022 Code RO 1998 i.drv_lcdc_config_overwrite CVWL368.lib(drv_lcdc.o) + 0x00015952 0x00015952 0x0000000c Code RO 1999 i.drv_lcdc_config_overwrite_rgb CVWL368.lib(drv_lcdc.o) + 0x0001595e 0x0001595e 0x0000001a Code RO 2000 i.drv_lcdc_config_partial_display_area CVWL368.lib(drv_lcdc.o) + 0x00015978 0x00015978 0x00000022 Code RO 2001 i.drv_lcdc_config_partial_display_enable CVWL368.lib(drv_lcdc.o) + 0x0001599a 0x0001599a 0x0000001a Code RO 2003 i.drv_lcdc_config_scale_up_coef CVWL368.lib(drv_lcdc.o) + 0x000159b4 0x000159b4 0x0000000c Code RO 2004 i.drv_lcdc_config_scale_up_step CVWL368.lib(drv_lcdc.o) + 0x000159c0 0x000159c0 0x0000004c Code RO 2005 i.drv_lcdc_config_src_parameter CVWL368.lib(drv_lcdc.o) + 0x00015a0c 0x00015a0c 0x00000006 Code RO 2006 i.drv_lcdc_config_thresh CVWL368.lib(drv_lcdc.o) + 0x00015a12 0x00015a12 0x00000012 Code RO 2007 i.drv_lcdc_ctrl_flow CVWL368.lib(drv_lcdc.o) + 0x00015a24 0x00015a24 0x00000020 Code RO 2009 i.drv_lcdc_enable_shadow_reg CVWL368.lib(drv_lcdc.o) + 0x00015a44 0x00015a44 0x00000040 Code RO 2010 i.drv_lcdc_set_int CVWL368.lib(drv_lcdc.o) + 0x00015a84 0x00015a84 0x00000014 Code RO 2012 i.drv_lcdc_set_video_hw_mode CVWL368.lib(drv_lcdc.o) + 0x00015a98 0x00015a98 0x00000020 Code RO 2013 i.drv_lcdc_start CVWL368.lib(drv_lcdc.o) + 0x00015ab8 0x00015ab8 0x0000000c Code RO 2047 i.drv_memc_clear_status CVWL368.lib(drv_memc.o) + 0x00015ac4 0x00015ac4 0x00000040 Code RO 2048 i.drv_memc_enable_irq CVWL368.lib(drv_memc.o) + 0x00015b04 0x00015b04 0x0000000c Code RO 2049 i.drv_memc_gen_a_tear_signal CVWL368.lib(drv_memc.o) + 0x00015b10 0x00015b10 0x00000012 Code RO 2050 i.drv_memc_get_status CVWL368.lib(drv_memc.o) + 0x00015b22 0x00015b22 0x00000010 Code RO 2051 i.drv_memc_rate_transfer_sel CVWL368.lib(drv_memc.o) + 0x00015b32 0x00015b32 0x0000000e Code RO 2052 i.drv_memc_sel_vsync CVWL368.lib(drv_memc.o) + 0x00015b40 0x00015b40 0x00000014 Code RO 2053 i.drv_memc_set_active_height CVWL368.lib(drv_memc.o) + 0x00015b54 0x00015b54 0x0000000c Code RO 2054 i.drv_memc_set_data_mode CVWL368.lib(drv_memc.o) + 0x00015b60 0x00015b60 0x00000010 Code RO 2057 i.drv_memc_set_double_buffer CVWL368.lib(drv_memc.o) + 0x00015b70 0x00015b70 0x00000012 Code RO 2058 i.drv_memc_set_double_buffer_reverse CVWL368.lib(drv_memc.o) + 0x00015b82 0x00015b82 0x00000010 Code RO 2060 i.drv_memc_set_fs_en_conditions CVWL368.lib(drv_memc.o) + 0x00015b92 0x00015b92 0x00000014 Code RO 2061 i.drv_memc_set_inten CVWL368.lib(drv_memc.o) + 0x00015ba6 0x00015ba6 0x00000002 PAD + 0x00015ba8 0x00015ba8 0x00000018 Code RO 2062 i.drv_memc_set_lcdc_st_conditions CVWL368.lib(drv_memc.o) + 0x00015bc0 0x00015bc0 0x0000001a Code RO 2063 i.drv_memc_set_ltpo_mode CVWL368.lib(drv_memc.o) + 0x00015bda 0x00015bda 0x0000000e Code RO 2067 i.drv_memc_set_tear_mode CVWL368.lib(drv_memc.o) + 0x00015be8 0x00015be8 0x00000028 Code RO 2068 i.drv_memc_set_tear_waveform CVWL368.lib(drv_memc.o) + 0x00015c10 0x00015c10 0x0000000e Code RO 2070 i.drv_memc_set_vidc_sync_cnt CVWL368.lib(drv_memc.o) + 0x00015c1e 0x00015c1e 0x00000002 PAD + 0x00015c20 0x00015c20 0x00000008 Code RO 1495 i.drv_param_init_get_ccm CVWL368.lib(drv_param_init.o) + 0x00015c28 0x00015c28 0x00000014 Code RO 1496 i.drv_param_init_get_scld_filter_h CVWL368.lib(drv_param_init.o) + 0x00015c3c 0x00015c3c 0x00000014 Code RO 1497 i.drv_param_init_get_scld_filter_v CVWL368.lib(drv_param_init.o) + 0x00015c50 0x00015c50 0x00000008 Code RO 1498 i.drv_param_init_get_sclu_filter CVWL368.lib(drv_param_init.o) + 0x00015c58 0x00015c58 0x00000014 Code RO 1499 i.drv_param_init_set_ccm CVWL368.lib(drv_param_init.o) + 0x00015c6c 0x00015c6c 0x00000024 Code RO 1502 i.drv_param_p2r_filter_init CVWL368.lib(drv_param_init.o) + 0x00015c90 0x00015c90 0x00000010 Code RO 2341 i.drv_phy_enable_calibration CVWL368.lib(drv_phy_common.o) + 0x00015ca0 0x00015ca0 0x0000003c Code RO 2342 i.drv_phy_get_calibration CVWL368.lib(drv_phy_common.o) + 0x00015cdc 0x00015cdc 0x00000060 Code RO 2343 i.drv_phy_get_pll_para CVWL368.lib(drv_phy_common.o) + 0x00015d3c 0x00015d3c 0x00000054 Code RO 2344 i.drv_phy_get_rate_para CVWL368.lib(drv_phy_common.o) + 0x00015d90 0x00015d90 0x00000010 Code RO 2345 i.drv_phy_test_clear CVWL368.lib(drv_phy_common.o) + 0x00015da0 0x00015da0 0x00000018 Code RO 2346 i.drv_phy_test_lock CVWL368.lib(drv_phy_common.o) + 0x00015db8 0x00015db8 0x00000020 Code RO 2348 i.drv_phy_test_write_1_byte CVWL368.lib(drv_phy_common.o) + 0x00015dd8 0x00015dd8 0x00000026 Code RO 2349 i.drv_phy_test_write_2_byte CVWL368.lib(drv_phy_common.o) + 0x00015dfe 0x00015dfe 0x0000001e Code RO 2350 i.drv_phy_test_write_code CVWL368.lib(drv_phy_common.o) + 0x00015e1c 0x00015e1c 0x00000020 Code RO 2351 i.drv_phy_test_write_data CVWL368.lib(drv_phy_common.o) + 0x00015e3c 0x00015e3c 0x00000020 Code RO 1527 i.drv_pwm_out_enable CVWL368.lib(drv_pwm.o) + 0x00015e5c 0x00015e5c 0x0000000c Code RO 1530 i.drv_pwm_out_set_control CVWL368.lib(drv_pwm.o) + 0x00015e68 0x00015e68 0x0000000c Code RO 1531 i.drv_pwm_out_set_period CVWL368.lib(drv_pwm.o) + 0x00015e74 0x00015e74 0x00000020 Code RO 1532 i.drv_pwm_out_set_sync_mode CVWL368.lib(drv_pwm.o) + 0x00015e94 0x00015e94 0x0000000c Code RO 1533 i.drv_pwm_out_set_threshold CVWL368.lib(drv_pwm.o) + 0x00015ea0 0x00015ea0 0x00000020 Code RO 1557 i.drv_pwr_set_cp_mode CVWL368.lib(drv_pwr.o) + 0x00015ec0 0x00015ec0 0x00000018 Code RO 1559 i.drv_pwr_set_pvd_mode CVWL368.lib(drv_pwr.o) + 0x00015ed8 0x00015ed8 0x00000038 Code RO 1560 i.drv_pwr_set_system_clk_src CVWL368.lib(drv_pwr.o) + 0x00015f10 0x00015f10 0x0000000c Code RO 1839 i.drv_rx_phy_test_clear CVWL368.lib(drv_dsi_rx.o) + 0x00015f1c 0x00015f1c 0x00000010 Code RO 1840 i.drv_rx_phy_test_lock CVWL368.lib(drv_dsi_rx.o) + 0x00015f2c 0x00015f2c 0x00000014 Code RO 1842 i.drv_rx_phy_test_write_1_byte CVWL368.lib(drv_dsi_rx.o) + 0x00015f40 0x00015f40 0x00000016 Code RO 1843 i.drv_rx_phy_test_write_2_byte CVWL368.lib(drv_dsi_rx.o) + 0x00015f56 0x00015f56 0x0000000a Code RO 2106 i.drv_rxbr_clear_pkt_buffer CVWL368.lib(drv_rxbr.o) + 0x00015f60 0x00015f60 0x00000004 Code RO 2107 i.drv_rxbr_clear_status0 CVWL368.lib(drv_rxbr.o) + 0x00015f64 0x00015f64 0x0000005a Code RO 2109 i.drv_rxbr_enable_irq CVWL368.lib(drv_rxbr.o) + 0x00015fbe 0x00015fbe 0x00000002 PAD + 0x00015fc0 0x00015fc0 0x00000014 Code RO 2110 i.drv_rxbr_frame_drop_cfg CVWL368.lib(drv_rxbr.o) + 0x00015fd4 0x00015fd4 0x00000064 Code RO 2111 i.drv_rxbr_get_clk CVWL368.lib(drv_rxbr.o) + 0x00016038 0x00016038 0x00000004 Code RO 2112 i.drv_rxbr_get_col_addr CVWL368.lib(drv_rxbr.o) + 0x0001603c 0x0001603c 0x00000012 Code RO 1719 i.drv_rxbr_get_int_source CVWL368.lib(hal_internal_vsync.o) + 0x0001604e 0x0001604e 0x00000004 Code RO 2115 i.drv_rxbr_get_page_addr CVWL368.lib(drv_rxbr.o) + 0x00016052 0x00016052 0x00000012 Code RO 1720 i.drv_rxbr_get_status0 CVWL368.lib(hal_internal_vsync.o) + 0x00016064 0x00016064 0x0000000c Code RO 2117 i.drv_rxbr_hline_rcv0_cfg CVWL368.lib(drv_rxbr.o) + 0x00016070 0x00016070 0x00000008 Code RO 2118 i.drv_rxbr_hline_rcv_cfg CVWL368.lib(drv_rxbr.o) + 0x00016078 0x00016078 0x0000000c Code RO 2119 i.drv_rxbr_register_irq0_callback CVWL368.lib(drv_rxbr.o) + 0x00016084 0x00016084 0x0000000c Code RO 2120 i.drv_rxbr_register_irq1_callback CVWL368.lib(drv_rxbr.o) + 0x00016090 0x00016090 0x00000014 Code RO 2121 i.drv_rxbr_set_ack_pkt_header CVWL368.lib(drv_rxbr.o) + 0x000160a4 0x000160a4 0x000000cc Code RO 2122 i.drv_rxbr_set_cmd_filter CVWL368.lib(drv_rxbr.o) + 0x00016170 0x00016170 0x00000014 Code RO 2124 i.drv_rxbr_set_color_format CVWL368.lib(drv_rxbr.o) + 0x00016184 0x00016184 0x00000014 Code RO 2126 i.drv_rxbr_set_inten CVWL368.lib(drv_rxbr.o) + 0x00016198 0x00016198 0x00000010 Code RO 2127 i.drv_rxbr_set_ltpo_drop_th CVWL368.lib(drv_rxbr.o) + 0x000161a8 0x000161a8 0x00000026 Code RO 2129 i.drv_rxbr_set_usr_cfg CVWL368.lib(drv_rxbr.o) + 0x000161ce 0x000161ce 0x00000008 Code RO 2130 i.drv_rxbr_set_usr_col CVWL368.lib(drv_rxbr.o) + 0x000161d6 0x000161d6 0x00000008 Code RO 2131 i.drv_rxbr_set_usr_row CVWL368.lib(drv_rxbr.o) + 0x000161de 0x000161de 0x00000002 PAD + 0x000161e0 0x000161e0 0x00000020 Code RO 1605 i.drv_spi_m_read_data CVWL368.lib(drv_spi_master.o) + 0x00016200 0x00016200 0x0000001c Code RO 1630 i.drv_swire_enable CVWL368.lib(drv_swire.o) + 0x0001621c 0x0001621c 0x00000054 Code RO 1633 i.drv_swire_set_int CVWL368.lib(drv_swire.o) + 0x00016270 0x00016270 0x0000001c Code RO 1634 i.drv_swire_set_power_down CVWL368.lib(drv_swire.o) + 0x0001628c 0x0001628c 0x0000000c Code RO 1649 i.drv_sys_cfg_clear_all_int CVWL368.lib(drv_sys_cfg.o) + 0x00016298 0x00016298 0x00000028 Code RO 1650 i.drv_sys_cfg_clear_pending CVWL368.lib(drv_sys_cfg.o) + 0x000162c0 0x000162c0 0x00000018 Code RO 1653 i.drv_sys_cfg_sel_ap_rst_lvl_trig CVWL368.lib(drv_sys_cfg.o) + 0x000162d8 0x000162d8 0x0000001c Code RO 1654 i.drv_sys_cfg_sel_ap_rst_trig CVWL368.lib(drv_sys_cfg.o) + 0x000162f4 0x000162f4 0x00000024 Code RO 1655 i.drv_sys_cfg_sel_gpio_group CVWL368.lib(drv_sys_cfg.o) + 0x00016318 0x00016318 0x00000024 Code RO 1656 i.drv_sys_cfg_sel_int_trig CVWL368.lib(drv_sys_cfg.o) + 0x0001633c 0x0001633c 0x00000010 Code RO 1658 i.drv_sys_cfg_set_dma_rx_req CVWL368.lib(drv_sys_cfg.o) + 0x0001634c 0x0001634c 0x00000010 Code RO 1659 i.drv_sys_cfg_set_dma_tx_req CVWL368.lib(drv_sys_cfg.o) + 0x0001635c 0x0001635c 0x00000024 Code RO 1660 i.drv_sys_cfg_set_int CVWL368.lib(drv_sys_cfg.o) + 0x00016380 0x00016380 0x0000001a Code RO 1683 i.drv_timer_clear_status_flags CVWL368.lib(drv_timer.o) + 0x0001639a 0x0001639a 0x00000020 Code RO 1684 i.drv_timer_enable CVWL368.lib(drv_timer.o) + 0x000163ba 0x000163ba 0x00000002 PAD + 0x000163bc 0x000163bc 0x00000010 Code RO 1685 i.drv_timer_get_instance CVWL368.lib(drv_timer.o) + 0x000163cc 0x000163cc 0x00000010 Code RO 1686 i.drv_timer_get_prescaler CVWL368.lib(drv_timer.o) + 0x000163dc 0x000163dc 0x00000044 Code RO 1688 i.drv_timer_handle_interrupt CVWL368.lib(drv_timer.o) + 0x00016420 0x00016420 0x00000014 Code RO 1689 i.drv_timer_register_callback CVWL368.lib(drv_timer.o) + 0x00016434 0x00016434 0x00000010 Code RO 1690 i.drv_timer_set_compare_val CVWL368.lib(drv_timer.o) + 0x00016444 0x00016444 0x00000054 Code RO 1691 i.drv_timer_set_int CVWL368.lib(drv_timer.o) + 0x00016498 0x00016498 0x00000028 Code RO 1692 i.drv_timer_set_prescaler CVWL368.lib(drv_timer.o) + 0x000164c0 0x000164c0 0x00000010 Code RO 1693 i.drv_timer_set_repeat CVWL368.lib(drv_timer.o) + 0x000164d0 0x000164d0 0x0000000a Code RO 1922 i.drv_tx_phy_test_clear CVWL368.lib(drv_dsi_tx.o) + 0x000164da 0x000164da 0x0000001c Code RO 1923 i.drv_tx_phy_test_enter CVWL368.lib(drv_dsi_tx.o) + 0x000164f6 0x000164f6 0x0000001c Code RO 1924 i.drv_tx_phy_test_exit CVWL368.lib(drv_dsi_tx.o) + 0x00016512 0x00016512 0x00000012 Code RO 1926 i.drv_tx_phy_test_write_1_byte CVWL368.lib(drv_dsi_tx.o) + 0x00016524 0x00016524 0x00000014 Code RO 1927 i.drv_tx_phy_test_write_2_byte CVWL368.lib(drv_dsi_tx.o) + 0x00016538 0x00016538 0x00000010 Code RO 1928 i.drv_tx_phy_test_write_code CVWL368.lib(drv_dsi_tx.o) + 0x00016548 0x00016548 0x00000008 Code RO 2170 i.drv_vidc_clear_irq CVWL368.lib(drv_vidc.o) + 0x00016550 0x00016550 0x00000018 Code RO 2174 i.drv_vidc_enable CVWL368.lib(drv_vidc.o) + 0x00016568 0x00016568 0x00000040 Code RO 2175 i.drv_vidc_enable_irq CVWL368.lib(drv_vidc.o) + 0x000165a8 0x000165a8 0x00000012 Code RO 2177 i.drv_vidc_get_irq_status CVWL368.lib(drv_vidc.o) + 0x000165ba 0x000165ba 0x00000002 PAD + 0x000165bc 0x000165bc 0x00000028 Code RO 2181 i.drv_vidc_init_module_enable CVWL368.lib(drv_vidc.o) + 0x000165e4 0x000165e4 0x0000000c Code RO 2182 i.drv_vidc_register_callback CVWL368.lib(drv_vidc.o) + 0x000165f0 0x000165f0 0x00000006 Code RO 2183 i.drv_vidc_reset CVWL368.lib(drv_vidc.o) + 0x000165f6 0x000165f6 0x0000003c Code RO 2185 i.drv_vidc_set_dst_parameter CVWL368.lib(drv_vidc.o) + 0x00016632 0x00016632 0x00000014 Code RO 2189 i.drv_vidc_set_irqen CVWL368.lib(drv_vidc.o) + 0x00016646 0x00016646 0x00000010 Code RO 2190 i.drv_vidc_set_mirror CVWL368.lib(drv_vidc.o) + 0x00016656 0x00016656 0x00000008 Code RO 2193 i.drv_vidc_set_p2r_hcoef0 CVWL368.lib(drv_vidc.o) + 0x0001665e 0x0001665e 0x00000026 Code RO 2194 i.drv_vidc_set_p2r_hinitb CVWL368.lib(drv_vidc.o) + 0x00016684 0x00016684 0x00000026 Code RO 2195 i.drv_vidc_set_p2r_hinitr CVWL368.lib(drv_vidc.o) + 0x000166aa 0x000166aa 0x00000002 PAD + 0x000166ac 0x000166ac 0x00000018 Code RO 2196 i.drv_vidc_set_pentile_swap CVWL368.lib(drv_vidc.o) + 0x000166c4 0x000166c4 0x0000000a Code RO 2197 i.drv_vidc_set_pu_ctrl CVWL368.lib(drv_vidc.o) + 0x000166ce 0x000166ce 0x00000010 Code RO 2198 i.drv_vidc_set_rotation CVWL368.lib(drv_vidc.o) + 0x000166de 0x000166de 0x0000000a Code RO 2199 i.drv_vidc_set_scld_hcoef0 CVWL368.lib(drv_vidc.o) + 0x000166e8 0x000166e8 0x0000000a Code RO 2200 i.drv_vidc_set_scld_hcoef1 CVWL368.lib(drv_vidc.o) + 0x000166f2 0x000166f2 0x00000012 Code RO 2201 i.drv_vidc_set_scld_step CVWL368.lib(drv_vidc.o) + 0x00016704 0x00016704 0x0000000a Code RO 2202 i.drv_vidc_set_scld_vcoef0 CVWL368.lib(drv_vidc.o) + 0x0001670e 0x0001670e 0x0000000a Code RO 2203 i.drv_vidc_set_scld_vcoef1 CVWL368.lib(drv_vidc.o) + 0x00016718 0x00016718 0x00000016 Code RO 2204 i.drv_vidc_set_src_parameter CVWL368.lib(drv_vidc.o) + 0x0001672e 0x0001672e 0x00000002 PAD + 0x00016730 0x00016730 0x00000010 Code RO 2580 i.drv_wdg_clear_counter CVWL368.lib(drv_wdg.o) + 0x00016740 0x00016740 0x00000010 Code RO 2581 i.drv_wdg_clear_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016750 0x00016750 0x00000010 Code RO 2584 i.drv_wdg_read_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016760 0x00016760 0x00000040 Code RO 2587 i.drv_wdg_set_int CVWL368.lib(drv_wdg.o) + 0x000167a0 0x000167a0 0x0000000a Code RO 1278 i.fls_clr_interrupt_flag CVWL368.lib(drv_fls.o) + 0x000167aa 0x000167aa 0x00000014 Code RO 992 i.fputc CVWL368.lib(tau_log.o) + 0x000167be 0x000167be 0x00000002 PAD + 0x000167c0 0x000167c0 0x00000034 Code RO 533 i.hal_dsi_rx_ctrl_create_handle CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000167f4 0x000167f4 0x0000009c Code RO 535 i.hal_dsi_rx_ctrl_deinit CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016890 0x00016890 0x00000084 Code RO 537 i.hal_dsi_rx_ctrl_dsc_async_handler CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016914 0x00016914 0x00000028 Code RO 539 i.hal_dsi_rx_ctrl_gen_a_tear_signal CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001693c 0x0001693c 0x00000028 Code RO 541 i.hal_dsi_rx_ctrl_get_max_ret_size CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016964 0x00016964 0x00000060 Code RO 543 i.hal_dsi_rx_ctrl_init CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000169c4 0x000169c4 0x000001a4 Code RO 544 i.hal_dsi_rx_ctrl_init_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016b68 0x00016b68 0x000000d8 Code RO 545 i.hal_dsi_rx_ctrl_init_dsi_rx CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016c40 0x00016c40 0x00000158 Code RO 546 i.hal_dsi_rx_ctrl_init_memc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016d98 0x00016d98 0x00000148 Code RO 547 i.hal_dsi_rx_ctrl_init_rxbr CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016ee0 0x00016ee0 0x0000022c Code RO 548 i.hal_dsi_rx_ctrl_init_vidc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001710c 0x0001710c 0x000000f0 Code RO 552 i.hal_dsi_rx_ctrl_send_ack_cmd CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000171fc 0x000171fc 0x00000034 Code RO 556 i.hal_dsi_rx_ctrl_set_cus_sync_line CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017230 0x00017230 0x00000034 Code RO 559 i.hal_dsi_rx_ctrl_set_hw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017264 0x00017264 0x00000038 Code RO 560 i.hal_dsi_rx_ctrl_set_ipi_cfg CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001729c 0x0001729c 0x00000072 Code RO 565 i.hal_dsi_rx_ctrl_set_rxbr_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001730e 0x0001730e 0x00000002 PAD + 0x00017310 0x00017310 0x00000034 Code RO 566 i.hal_dsi_rx_ctrl_set_sw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017344 0x00017344 0x0000003c Code RO 569 i.hal_dsi_rx_ctrl_start CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017380 0x00017380 0x0000003c Code RO 570 i.hal_dsi_rx_ctrl_stop CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000173bc 0x000173bc 0x00000020 Code RO 572 i.hal_dsi_rx_ctrl_toggle_resolution CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000173dc 0x000173dc 0x00000190 Code RO 626 i.hal_dsi_tx_calc_video_chunks CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001756c 0x0001756c 0x00000034 Code RO 627 i.hal_dsi_tx_config_params_for_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000175a0 0x000175a0 0x00000450 Code RO 628 i.hal_dsi_tx_count_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000179f0 0x000179f0 0x0000002c Code RO 631 i.hal_dsi_tx_ctrl_create_handle CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017a1c 0x00017a1c 0x00000084 Code RO 632 i.hal_dsi_tx_ctrl_deinit CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017aa0 0x00017aa0 0x0000004c Code RO 636 i.hal_dsi_tx_ctrl_enter_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017aec 0x00017aec 0x00000028 Code RO 638 i.hal_dsi_tx_ctrl_exit_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b14 0x00017b14 0x000000a4 Code RO 640 i.hal_dsi_tx_ctrl_init CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017bb8 0x00017bb8 0x00000024 Code RO 641 i.hal_dsi_tx_ctrl_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017bdc 0x00017bdc 0x0000000c Code RO 642 i.hal_dsi_tx_ctrl_panel_reset_pin CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017be8 0x00017be8 0x00000020 Code RO 645 i.hal_dsi_tx_ctrl_set_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c08 0x00017c08 0x00000014 Code RO 651 i.hal_dsi_tx_ctrl_set_overwrite_rgb CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c1c 0x00017c1c 0x00000010 Code RO 652 i.hal_dsi_tx_ctrl_set_partial_disp CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c2c 0x00017c2c 0x00000024 Code RO 653 i.hal_dsi_tx_ctrl_set_partial_disp_area CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c50 0x00017c50 0x0000009c Code RO 656 i.hal_dsi_tx_ctrl_start CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017cec 0x00017cec 0x00000044 Code RO 657 i.hal_dsi_tx_ctrl_stop CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017d30 0x00017d30 0x000000d8 Code RO 658 i.hal_dsi_tx_ctrl_write_array_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e08 0x00017e08 0x000000b0 Code RO 659 i.hal_dsi_tx_ctrl_write_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017eb8 0x00017eb8 0x00000044 Code RO 660 i.hal_dsi_tx_init_data_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017efc 0x00017efc 0x00000030 Code RO 661 i.hal_dsi_tx_init_dpi_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f2c 0x00017f2c 0x00000020 Code RO 662 i.hal_dsi_tx_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f4c 0x00017f4c 0x00000020 Code RO 663 i.hal_dsi_tx_init_phy_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f6c 0x00017f6c 0x00000094 Code RO 664 i.hal_dsi_tx_init_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018000 0x00018000 0x00000058 Code RO 665 i.hal_dsi_tx_init_video_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018058 0x00018058 0x00000044 Code RO 666 i.hal_dsi_tx_send_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001809c 0x0001809c 0x00000018 Code RO 731 i.hal_gpio_ctrl_eint CVWL368.lib(hal_gpio.o) + 0x000180b4 0x000180b4 0x00000012 Code RO 732 i.hal_gpio_get_input_data CVWL368.lib(hal_gpio.o) + 0x000180c6 0x000180c6 0x00000002 PAD + 0x000180c8 0x000180c8 0x00000040 Code RO 735 i.hal_gpio_init_eint CVWL368.lib(hal_gpio.o) + 0x00018108 0x00018108 0x00000020 Code RO 736 i.hal_gpio_init_input CVWL368.lib(hal_gpio.o) + 0x00018128 0x00018128 0x00000028 Code RO 737 i.hal_gpio_init_output CVWL368.lib(hal_gpio.o) + 0x00018150 0x00018150 0x00000018 Code RO 738 i.hal_gpio_reg_eint_cb CVWL368.lib(hal_gpio.o) + 0x00018168 0x00018168 0x00000050 Code RO 739 i.hal_gpio_set_ap_reset_int CVWL368.lib(hal_gpio.o) + 0x000181b8 0x000181b8 0x00000060 Code RO 741 i.hal_gpio_set_mode CVWL368.lib(hal_gpio.o) + 0x00018218 0x00018218 0x00000008 Code RO 742 i.hal_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00018220 0x00018220 0x00000020 Code RO 744 i.hal_gpio_set_pull_state CVWL368.lib(hal_gpio.o) + 0x00018240 0x00018240 0x0000006c Code RO 770 i.hal_i2c_m_dma_init CVWL368.lib(hal_i2c_master.o) + 0x000182ac 0x000182ac 0x00000020 Code RO 771 i.hal_i2c_m_dma_read CVWL368.lib(hal_i2c_master.o) + 0x000182cc 0x000182cc 0x0000001c Code RO 772 i.hal_i2c_m_dma_write CVWL368.lib(hal_i2c_master.o) + 0x000182e8 0x000182e8 0x0000000c Code RO 774 i.hal_i2c_m_transfer_complate CVWL368.lib(hal_i2c_master.o) + 0x000182f4 0x000182f4 0x00000020 Code RO 775 i.hal_i2c_master_irq_callback CVWL368.lib(hal_i2c_master.o) + 0x00018314 0x00018314 0x00000010 Code RO 789 i.hal_i2c_s_dma_user_callback CVWL368.lib(hal_i2c_slave.o) + 0x00018324 0x00018324 0x0000004c Code RO 790 i.hal_i2c_s_dma_write CVWL368.lib(hal_i2c_slave.o) + 0x00018370 0x00018370 0x000000c8 Code RO 792 i.hal_i2c_s_init CVWL368.lib(hal_i2c_slave.o) + 0x00018438 0x00018438 0x00000014 Code RO 793 i.hal_i2c_s_nonblocking_read CVWL368.lib(hal_i2c_slave.o) + 0x0001844c 0x0001844c 0x0000000c Code RO 801 i.hal_i2c_s_set_transfer CVWL368.lib(hal_i2c_slave.o) + 0x00018458 0x00018458 0x00000174 Code RO 804 i.hal_i2c_slave_irq_callback CVWL368.lib(hal_i2c_slave.o) + 0x000185cc 0x000185cc 0x000000fc Code RO 1721 i.hal_internal_init_memc CVWL368.lib(hal_internal_vsync.o) + 0x000186c8 0x000186c8 0x00000010 Code RO 1723 i.hal_internal_sync_get_fb_setting CVWL368.lib(hal_internal_vsync.o) + 0x000186d8 0x000186d8 0x00000010 Code RO 1724 i.hal_internal_sync_get_hight_performan_mode CVWL368.lib(hal_internal_vsync.o) + 0x000186e8 0x000186e8 0x0000022c Code RO 1725 i.hal_internal_sync_input_resolution_change CVWL368.lib(hal_internal_vsync.o) + 0x00018914 0x00018914 0x00000010 Code RO 1728 i.hal_internal_update_dpi_param CVWL368.lib(hal_internal_vsync.o) + 0x00018924 0x00018924 0x0000010c Code RO 1729 i.hal_internal_video_mode_auto_sync CVWL368.lib(hal_internal_vsync.o) + 0x00018a30 0x00018a30 0x00000028 Code RO 1730 i.hal_internal_vsync_deinit CVWL368.lib(hal_internal_vsync.o) + 0x00018a58 0x00018a58 0x0000000c Code RO 1731 i.hal_internal_vsync_get_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018a64 0x00018a64 0x00000018 Code RO 1732 i.hal_internal_vsync_get_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018a7c 0x00018a7c 0x0000000c Code RO 1733 i.hal_internal_vsync_get_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00018a88 0x00018a88 0x0000000c Code RO 1734 i.hal_internal_vsync_get_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018a94 0x00018a94 0x00000118 Code RO 1735 i.hal_internal_vsync_init_rx CVWL368.lib(hal_internal_vsync.o) + 0x00018bac 0x00018bac 0x000000b0 Code RO 1736 i.hal_internal_vsync_init_tx CVWL368.lib(hal_internal_vsync.o) + 0x00018c5c 0x00018c5c 0x0000011c Code RO 1737 i.hal_internal_vsync_set_auto_hw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00018d78 0x00018d78 0x00000014 Code RO 1739 i.hal_internal_vsync_set_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018d8c 0x00018d8c 0x00000024 Code RO 1740 i.hal_internal_vsync_set_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018db0 0x00018db0 0x00000050 Code RO 1741 i.hal_internal_vsync_set_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00018e00 0x00018e00 0x00000080 Code RO 1742 i.hal_internal_vsync_set_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018e80 0x00018e80 0x00000024 Code RO 667 i.hal_lcdc_config_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018ea4 0x00018ea4 0x00000058 Code RO 668 i.hal_lcdc_config_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018efc 0x00018efc 0x00000014 Code RO 669 i.hal_lcdc_config_rgb_to_pentile CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018f10 0x00018f10 0x00000164 Code RO 670 i.hal_lcdc_config_upscaler CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019074 0x00019074 0x00000040 Code RO 671 i.hal_lcdc_init_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190b4 0x000190b4 0x000001b0 Code RO 672 i.hal_lcdc_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019264 0x00019264 0x00000040 Code RO 673 i.hal_lcdc_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000192a4 0x000192a4 0x00000020 Code RO 839 i.hal_pwm_out_common_config CVWL368.lib(hal_pwm.o) + 0x000192c4 0x000192c4 0x00000010 Code RO 840 i.hal_pwm_out_config_all CVWL368.lib(hal_pwm.o) + 0x000192d4 0x000192d4 0x00000088 Code RO 842 i.hal_pwm_out_convert_time CVWL368.lib(hal_pwm.o) + 0x0001935c 0x0001935c 0x0000000c Code RO 844 i.hal_pwm_out_init CVWL368.lib(hal_pwm.o) + 0x00019368 0x00019368 0x0000000e Code RO 882 i.hal_spi_m_clear_rxfifo CVWL368.lib(hal_spi_master.o) + 0x00019376 0x00019376 0x00000012 Code RO 906 i.hal_swire_deinit CVWL368.lib(hal_swire.o) + 0x00019388 0x00019388 0x00000016 Code RO 908 i.hal_swire_open CVWL368.lib(hal_swire.o) + 0x0001939e 0x0001939e 0x00000008 Code RO 923 i.hal_system_enable_systick CVWL368.lib(hal_system.o) + 0x000193a6 0x000193a6 0x00000002 PAD + 0x000193a8 0x000193a8 0x00000088 Code RO 931 i.hal_system_init CVWL368.lib(hal_system.o) + 0x00019430 0x00019430 0x0000001c Code RO 932 i.hal_system_init_console CVWL368.lib(hal_system.o) + 0x0001944c 0x0001944c 0x00000008 Code RO 935 i.hal_system_set_phy_calibration CVWL368.lib(hal_system.o) + 0x00019454 0x00019454 0x00000008 Code RO 936 i.hal_system_set_pvd CVWL368.lib(hal_system.o) + 0x0001945c 0x0001945c 0x00000008 Code RO 937 i.hal_system_set_vcc CVWL368.lib(hal_system.o) + 0x00019464 0x00019464 0x0000002e Code RO 964 i.hal_timer_deinit CVWL368.lib(hal_timer.o) + 0x00019492 0x00019492 0x0000001a Code RO 966 i.hal_timer_init CVWL368.lib(hal_timer.o) + 0x000194ac 0x000194ac 0x00000048 Code RO 968 i.hal_timer_start CVWL368.lib(hal_timer.o) + 0x000194f4 0x000194f4 0x00000028 Code RO 970 i.hal_timer_stop CVWL368.lib(hal_timer.o) + 0x0001951c 0x0001951c 0x0000008c Code RO 1003 i.hal_uart_init CVWL368.lib(hal_uart.o) + 0x000195a8 0x000195a8 0x00000010 Code RO 1006 i.hal_uart_transmit_blocking CVWL368.lib(hal_uart.o) + 0x000195b8 0x000195b8 0x00000110 Code RO 2280 i.handle_init CVWL368.lib(irq_redirect .o) + 0x000196c8 0x000196c8 0x00000074 Code RO 114 i.init_mipi_tx ap_demo.o + 0x0001973c 0x0001973c 0x000000cc Code RO 115 i.init_panel ap_demo.o + 0x00019808 0x00019808 0x0000000a Code RO 3 i.main main.o + 0x00019812 0x00019812 0x00000002 PAD + 0x00019814 0x00019814 0x00000088 Code RO 116 i.open_mipi_rx ap_demo.o + 0x0001989c 0x0001989c 0x00000064 Code RO 117 i.pps_update_handle ap_demo.o + 0x00019900 0x00019900 0x000003f4 Code RO 1746 i.rx_get_dcs_packet_data CVWL368.lib(hal_internal_vsync.o) + 0x00019cf4 0x00019cf4 0x00000178 Code RO 1747 i.rx_partial_update CVWL368.lib(hal_internal_vsync.o) + 0x00019e6c 0x00019e6c 0x0000008c Code RO 1748 i.rx_receive_packet CVWL368.lib(hal_internal_vsync.o) + 0x00019ef8 0x00019ef8 0x00000180 Code RO 1749 i.rx_receive_pps CVWL368.lib(hal_internal_vsync.o) + 0x0001a078 0x0001a078 0x000000a4 Code RO 1750 i.rxbr_irq0_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a11c 0x0001a11c 0x000001d4 Code RO 1751 i.rxbr_irq1_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a2f0 0x0001a2f0 0x000000c4 Code RO 1752 i.soft_gen_te CVWL368.lib(hal_internal_vsync.o) + 0x0001a3b4 0x0001a3b4 0x000000c0 Code RO 1753 i.soft_gen_te_double_buffer CVWL368.lib(hal_internal_vsync.o) + 0x0001a474 0x0001a474 0x0000002c Code RO 118 i.soft_te_timer_cb ap_demo.o + 0x0001a4a0 0x0001a4a0 0x00000030 Code RO 119 i.soft_timer3_cb ap_demo.o + 0x0001a4d0 0x0001a4d0 0x00000048 Code RO 2607 i.sqrt m_ps.l(sqrt.o) + 0x0001a518 0x0001a518 0x0000036c Code RO 120 i.translate_data ap_demo.o + 0x0001a884 0x0001a884 0x00000108 Code RO 1754 i.vidc_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a98c 0x0001a98c 0x000000d0 Code RO 1755 i.vpre_err_reset CVWL368.lib(hal_internal_vsync.o) + 0x0001aa5c 0x0001aa5c 0x000001cc Code RO 1756 i.vsync_set_te_mode CVWL368.lib(hal_internal_vsync.o) + 0x0001ac28 0x0001ac28 0x00002767 Data RO 121 .constdata ap_demo.o + 0x0001d38f 0x0001d38f 0x00001fde Data RO 418 .constdata app_tp_for_custom_s8.o + 0x0001f36d 0x0001f36d 0x00000003 PAD + 0x0001f370 0x0001f370 0x00000024 Data RO 675 .constdata CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001f394 0x0001f394 0x000000d2 Data RO 747 .constdata CVWL368.lib(hal_gpio.o) + 0x0001f466 0x0001f466 0x00000002 PAD + 0x0001f468 0x0001f468 0x00000020 Data RO 805 .constdata CVWL368.lib(hal_i2c_slave.o) + 0x0001f488 0x0001f488 0x00000008 Data RO 1503 .constdata CVWL368.lib(drv_param_init.o) + 0x0001f490 0x0001f490 0x00000186 Data RO 2352 .constdata CVWL368.lib(drv_phy_common.o) + 0x0001f616 0x0001f616 0x00000002 PAD + 0x0001f618 0x0001f618 0x00000048 Data RO 575 .conststring CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001f660 0x0001f660 0x00000043 Data RO 676 .conststring CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001f6a3 0x0001f6a3 0x00000001 PAD + 0x0001f6a4 0x0001f6a4 0x00000134 Data RO 1758 .conststring CVWL368.lib(hal_internal_vsync.o) + 0x0001f7d8 0x0001f7d8 0x00000030 Data RO 2969 Region$$Table anon$$obj.o + + + Execution Region RW_RAM1 (Exec base: 0x00070000, Load base: 0x0001f808, Size: 0x00000000, Max: 0x000000f0, ABSOLUTE) + + **** No section assigned to this execution region **** + + + Execution Region RW_RAM2 (Exec base: 0x00070100, Load base: 0x0001f808, Size: 0x000000c0, Max: 0x000000d0, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00070100 - 0x000000c0 Zero RW 2281 .ARM.__AT_0x00070100 CVWL368.lib(irq_redirect .o) + + + Execution Region RW_RAM3 (Exec base: 0x000701d0, Load base: 0x0001f808, Size: 0x00003710, Max: 0x00007e30, ABSOLUTE, COMPRESSED[0x000003e0]) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x000701d0 COMPRESSED 0x00000028 Data RW 122 .data ap_demo.o + 0x000701f8 COMPRESSED 0x0000002e Data RW 290 .data app_tp_transfer.o + 0x00070226 COMPRESSED 0x000000e6 Data RW 434 .data app_tp_for_custom_s8.o + 0x0007030c COMPRESSED 0x00000001 Data RW 437 .data app_tp_for_custom_s8.o + 0x0007030d COMPRESSED 0x00000001 Data RW 438 .data app_tp_for_custom_s8.o + 0x0007030e COMPRESSED 0x00000001 Data RW 443 .data app_tp_for_custom_s8.o + 0x0007030f COMPRESSED 0x00000003 Data RW 444 .data app_tp_for_custom_s8.o + 0x00070312 COMPRESSED 0x00000005 Data RW 445 .data app_tp_for_custom_s8.o + 0x00070317 COMPRESSED 0x00000001 PAD + 0x00070318 COMPRESSED 0x00000030 Data RW 455 .data app_tp_for_custom_s8.o + 0x00070348 COMPRESSED 0x00000008 Data RW 576 .data CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070350 COMPRESSED 0x00000003 Data RW 677 .data CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070353 COMPRESSED 0x00000001 Data RW 776 .data CVWL368.lib(hal_i2c_master.o) + 0x00070354 COMPRESSED 0x00000020 Data RW 806 .data CVWL368.lib(hal_i2c_slave.o) + 0x00070374 COMPRESSED 0x00000001 Data RW 852 .data CVWL368.lib(hal_pwm.o) + 0x00070375 COMPRESSED 0x00000003 PAD + 0x00070378 COMPRESSED 0x00000012 Data RW 1060 .data CVWL368.lib(norflash.o) + 0x0007038a COMPRESSED 0x00000002 PAD + 0x0007038c COMPRESSED 0x0000000c Data RW 1114 .data CVWL368.lib(drv_common.o) + 0x00070398 COMPRESSED 0x00000004 Data RW 1381 .data CVWL368.lib(drv_gpio.o) + 0x0007039c COMPRESSED 0x00000008 Data RW 1419 .data CVWL368.lib(drv_i2c_dma.o) + 0x000703a4 COMPRESSED 0x00000004 Data RW 1448 .data CVWL368.lib(drv_i2c_master.o) + 0x000703a8 COMPRESSED 0x00000004 Data RW 1479 .data CVWL368.lib(drv_i2c_slave.o) + 0x000703ac COMPRESSED 0x000004a4 Data RW 1504 .data CVWL368.lib(drv_param_init.o) + 0x00070850 COMPRESSED 0x0000000c Data RW 1534 .data CVWL368.lib(drv_pwm.o) + 0x0007085c COMPRESSED 0x00000004 Data RW 1610 .data CVWL368.lib(drv_spi_master.o) + 0x00070860 COMPRESSED 0x00000008 Data RW 1636 .data CVWL368.lib(drv_swire.o) + 0x00070868 COMPRESSED 0x00000001 Data RW 1661 .data CVWL368.lib(drv_sys_cfg.o) + 0x00070869 COMPRESSED 0x00000003 PAD + 0x0007086c COMPRESSED 0x00000050 Data RW 1694 .data CVWL368.lib(drv_timer.o) + 0x000708bc COMPRESSED 0x0000000c Data RW 1759 .data CVWL368.lib(hal_internal_vsync.o) + 0x000708c8 COMPRESSED 0x00000008 Data RW 2133 .data CVWL368.lib(drv_rxbr.o) + 0x000708d0 COMPRESSED 0x00000004 Data RW 2206 .data CVWL368.lib(drv_vidc.o) + 0x000708d4 COMPRESSED 0x00000001 Data RW 2353 .data CVWL368.lib(drv_phy_common.o) + 0x000708d5 COMPRESSED 0x00000003 PAD + 0x000708d8 COMPRESSED 0x0000000c Data RW 2373 .data CVWL368.lib(drv_chip_info.o) + 0x000708e4 COMPRESSED 0x00000008 Data RW 2522 .data CVWL368.lib(drv_uart.o) + 0x000708ec COMPRESSED 0x0000000c Data RW 2589 .data CVWL368.lib(drv_wdg.o) + 0x000708f8 COMPRESSED 0x00000004 Data RW 2938 .data mc_p.l(stdout.o) + 0x000708fc COMPRESSED 0x00000004 Data RW 2950 .data mc_p.l(errno.o) + 0x00070900 - 0x00000190 Zero RW 289 .bss app_tp_transfer.o + 0x00070a90 - 0x000000c4 Zero RW 574 .bss CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070b54 - 0x0000004c Zero RW 674 .bss CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070ba0 - 0x00000100 Zero RW 993 .bss CVWL368.lib(tau_log.o) + 0x00070ca0 - 0x000000d0 Zero RW 1008 .bss CVWL368.lib(hal_uart.o) + 0x00070d70 - 0x0000001c Zero RW 1243 .bss CVWL368.lib(drv_dma.o) + 0x00070d8c - 0x00000040 Zero RW 1380 .bss CVWL368.lib(drv_gpio.o) + 0x00070dcc - 0x00000140 Zero RW 1418 .bss CVWL368.lib(drv_i2c_dma.o) + 0x00070f0c - 0x00000984 Zero RW 1757 .bss CVWL368.lib(hal_internal_vsync.o) + 0x00071890 - 0x00001030 Zero RW 1810 .bss CVWL368.lib(dcs_packet_fifo.o) + 0x000728c0 - 0x00000020 Zero RW 2417 .bss CVWL368.lib(hal_spi_slave.o) + 0x000728e0 - 0x00001000 Zero RW 522 STACK startup_armcm0.o + + +============================================================================== + +Image component sizes + + + Code (inc. data) RO Data RW Data ZI Data Debug Object Name + + 3934 858 10087 40 0 36919 ap_demo.o + 1620 62 8159 289 0 14244 app_tp_for_custom_s8.o + 1108 116 0 46 400 13366 app_tp_transfer.o + 36 6 0 0 0 509 board.o + 10 0 0 0 0 9639 main.o + 120 18 192 0 4096 2096 startup_armcm0.o + + ---------------------------------------------------------------------- + 6832 1060 18490 376 4496 76773 Object Totals + 0 0 48 0 0 0 (incl. Generated) + 4 0 4 1 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Member Name + + 216 32 0 0 4144 252 dcs_packet_fifo.o + 272 96 0 12 0 256 drv_chip_info.o + 192 82 24 12 0 264 drv_common.o + 420 90 0 0 0 1200 drv_crgu.o + 410 28 0 0 28 796 drv_dma.o + 232 28 0 0 0 340 drv_dsc_dec.o + 1644 494 0 0 0 1336 drv_dsi_rx.o + 1528 118 0 0 0 2428 drv_dsi_tx.o + 132 0 0 0 0 256 drv_efuse.o + 10 0 0 0 0 60 drv_fls.o + 796 112 0 4 64 1236 drv_gpio.o + 600 82 0 8 320 624 drv_i2c_dma.o + 360 86 0 4 0 456 drv_i2c_master.o + 292 36 0 4 0 580 drv_i2c_slave.o + 680 6 0 0 0 1444 drv_lcdc.o + 492 28 0 0 0 1112 drv_memc.o + 112 36 8 1188 0 376 drv_param_init.o + 428 30 390 1 0 664 drv_phy_common.o + 172 38 0 12 0 376 drv_pwm.o + 112 24 0 0 0 180 drv_pwr.o + 722 84 0 8 0 1456 drv_rxbr.o + 104 24 0 4 0 188 drv_spi_master.o + 172 20 0 8 0 260 drv_swire.o + 300 64 0 1 0 628 drv_sys_cfg.o + 374 34 0 80 0 932 drv_timer.o + 698 18 0 8 0 680 drv_uart.o + 510 28 0 4 0 1452 drv_vidc.o + 168 22 0 12 0 316 drv_wdg.o + 3124 310 72 8 196 1528 hal_dsi_rx_ctrl.o + 4324 302 103 3 76 2408 hal_dsi_tx_ctrl.o + 450 48 210 0 0 752 hal_gpio.o + 212 40 0 1 0 340 hal_i2c_master.o + 696 72 32 32 0 408 hal_i2c_slave.o + 8032 1706 308 12 2436 2616 hal_internal_vsync.o + 196 12 0 1 0 296 hal_pwm.o + 14 0 0 0 0 68 hal_spi_master.o + 580 32 0 0 32 136 hal_spi_slave.o + 40 0 0 0 0 136 hal_swire.o + 196 32 0 0 0 408 hal_system.o + 184 6 0 0 0 276 hal_timer.o + 156 18 0 0 208 144 hal_uart.o + 1076 324 0 0 192 1980 irq_redirect .o + 48 10 0 18 0 68 norflash.o + 58 0 0 0 0 128 tau_delay.o + 60 10 0 0 256 156 tau_log.o + 200 20 0 0 0 76 ceil.o + 72 6 0 0 0 76 sqrt.o + 86 0 0 0 0 0 __dczerorl2.o + 0 0 0 0 0 0 entry.o + 0 0 0 0 0 0 entry10a.o + 0 0 0 0 0 0 entry11a.o + 8 4 0 0 0 0 entry2.o + 4 0 0 0 0 0 entry5.o + 0 0 0 0 0 0 entry7b.o + 0 0 0 0 0 0 entry8b.o + 8 4 0 0 0 0 entry9a.o + 12 6 0 4 0 60 errno.o + 30 0 0 0 0 0 handlers.o + 40 0 0 0 0 72 idiv.o + 36 8 0 0 0 68 init.o + 0 0 0 0 0 0 iusefp.o + 32 0 0 0 0 68 llshl.o + 38 0 0 0 0 68 llsshr.o + 34 0 0 0 0 68 llushr.o + 36 0 0 0 0 60 memcpya.o + 36 0 0 0 0 100 memseta.o + 2298 104 0 0 0 544 printfa.o + 0 0 0 4 0 0 stdout.o + 44 0 0 0 0 72 uidiv.o + 96 0 0 0 0 84 uldiv.o + 40 2 0 0 0 68 cdcmple.o + 40 2 0 0 0 68 cdrcmple.o + 20 0 0 0 0 68 cfrcmple.o + 356 4 0 0 0 140 dadd.o + 240 6 0 0 0 84 ddiv.o + 236 0 0 0 0 216 depilogue.o + 72 10 0 0 0 72 dfixi.o + 60 10 0 0 0 68 dfixui.o + 64 10 0 0 0 68 dfixul.o + 28 4 0 0 0 68 dfltui.o + 208 6 0 0 0 88 dmul.o + 162 0 0 0 0 80 dsqrt.o + 40 0 0 0 0 60 f2d.o + 178 0 0 0 0 108 fadd.o + 124 0 0 0 0 72 fdiv.o + 130 0 0 0 0 144 fepilogue.o + 50 0 0 0 0 60 ffixi.o + 40 0 0 0 0 60 ffixui.o + 22 0 0 0 0 68 fflti.o + 14 0 0 0 0 68 ffltui.o + 122 0 0 0 0 72 fmul.o + 24 0 0 0 0 60 fscalb.o + + ---------------------------------------------------------------------- + 37022 4868 1152 1464 7952 35272 Library Totals + 48 0 5 11 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Name + + 31594 4662 1147 1445 7952 31996 CVWL368.lib + 272 26 0 0 0 152 m_ps.l + 2838 126 0 8 0 1264 mc_p.l + 2270 54 0 0 0 1860 mf_p.l + + ---------------------------------------------------------------------- + 37022 4868 1152 1464 7952 35272 Library Totals + + ---------------------------------------------------------------------- + +============================================================================== + + + Code (inc. data) RO Data RW Data ZI Data Debug + + 43854 5928 19642 1840 12448 87605 Grand Totals + 43854 5928 19642 992 12448 87605 ELF Image Totals (compressed) + 43854 5928 19642 992 0 0 ROM Totals + +============================================================================== + + Total RO Size (Code + RO Data) 63496 ( 62.01kB) + Total RW Size (RW Data + ZI Data) 14288 ( 13.95kB) + Total ROM Size (Code + RO Data + RW Data) 64488 ( 62.98kB) + +============================================================================== + diff --git a/project/ISP_368/Listings/WL368_NOTE10_HX628_CA.map b/project/ISP_368/Listings/WL368_NOTE10_HX628_CA.map new file mode 100644 index 0000000..bd91e38 --- /dev/null +++ b/project/ISP_368/Listings/WL368_NOTE10_HX628_CA.map @@ -0,0 +1,5179 @@ +Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] + +============================================================================== + +Section Cross References + + main.o(i.main) refers to board.o(i.board_Init) for board_Init + main.o(i.main) refers to ap_demo.o(i.ap_demo) for ap_demo + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.PWM_Task) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.PWM_Task) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_dcs_read) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) for hal_dsi_rx_ctrl_get_max_ret_size + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) for hal_dsi_rx_ctrl_send_ack_cmd + ap_demo.o(i.ap_dcs_read) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_I2C_init) for app_tp_I2C_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.open_mipi_rx) for open_mipi_rx + ap_demo.o(i.ap_demo) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_demo) refers to hal_pwm.o(i.hal_pwm_out_init) for hal_pwm_out_init + ap_demo.o(i.ap_demo) refers to hal_pwm.o(i.hal_pwm_out_config_all) for hal_pwm_out_config_all + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_mipi_tx) for init_mipi_tx + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_init) for app_tp_init + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_panel) for init_panel + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_phone_clear_reset_on) for app_tp_phone_clear_reset_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_start) for app_tp_transfer_screen_start + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_ap_reset_int) for hal_gpio_set_ap_reset_int + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.PWM_Task) for PWM_Task + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.app_tp_calibration_exec) for app_tp_calibration_exec + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_int) for app_tp_transfer_screen_int + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) for hal_dsi_tx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) for hal_dsi_tx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) for hal_dsi_rx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) for hal_dsi_rx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_open) for hal_swire_open + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_deinit) for hal_swire_deinit + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_stop) for hal_timer_stop + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_deinit) for hal_timer_deinit + ap_demo.o(i.ap_demo) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_demo) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_in + ap_demo.o(i.ap_demo) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_te_timer_cb) for soft_te_timer_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_timer3_cb) for soft_timer3_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.ap_reset_cb) for ap_reset_cb + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_get_reg_df) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.ap_get_reg_df) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) for hal_dsi_tx_ctrl_set_ccm + ap_demo.o(i.ap_get_reg_df) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_reset_cb) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_pvd) for hal_system_set_pvd + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(i.translate_data) for translate_data + ap_demo.o(i.ap_set_backlight) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_display_off) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_display_off) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_display_on) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_exit_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_exit_sleep_mode) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_tp_calibration_04) refers to ap_demo.o(.data) for .data + ap_demo.o(i.app_tp_calibration_exec) refers to app_tp_transfer.o(i.ap_tp_calibration) for ap_tp_calibration + ap_demo.o(i.app_tp_calibration_exec) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.app_tp_calibration_exec) refers to ap_demo.o(.data) for .data + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) for hal_dsi_tx_ctrl_create_handle + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) for hal_dsi_tx_ctrl_set_overwrite_rgb + ap_demo.o(i.init_mipi_tx) refers to ap_demo.o(.data) for .data + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.init_panel) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) for hal_dsi_tx_ctrl_enter_init_panel_mode + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) for hal_dsi_tx_ctrl_write_array_cmd + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.init_panel) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) for hal_dsi_tx_ctrl_exit_init_panel_mode + ap_demo.o(i.init_panel) refers to ap_demo.o(.constdata) for .constdata + ap_demo.o(i.open_mipi_rx) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) for hal_dsi_rx_ctrl_create_handle + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) for hal_dsi_rx_ctrl_set_cus_sync_line + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) for hal_dsi_rx_ctrl_set_cus_esc_clk + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.data) for .data + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.constdata) for .constdata + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.ap_dcs_read) for ap_dcs_read + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.pps_update_handle) for pps_update_handle + ap_demo.o(i.pps_update_handle) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) for hal_dsi_rx_ctrl_toggle_resolution + ap_demo.o(i.pps_update_handle) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.pps_update_handle) refers to ap_demo.o(.data) for .data + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) for hal_dsi_rx_ctrl_set_hw_tear_mode + ap_demo.o(i.soft_te_timer_cb) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + ap_demo.o(i.soft_te_timer_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_te_timer_cb) refers to ap_demo.o(.data) for .data + ap_demo.o(i.soft_timer3_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_timer3_cb) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.soft_timer3_cb) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_count + ap_demo.o(i.soft_timer3_cb) refers to ap_demo.o(.data) for .data + ap_demo.o(i.translate_data) refers to idiv.o(.text) for __aeabi_idivmod + ap_demo.o(i.translate_data) refers to ap_demo.o(.data) for .data + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_on) for ap_set_display_on + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_off) for ap_set_display_off + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_df) for ap_get_reg_df + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_ca) for ap_get_reg_ca + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_backlight) for ap_set_backlight + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_enter_sleep_mode) for ap_set_enter_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_exit_sleep_mode) for ap_set_exit_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_tp_calibration_04) for ap_set_tp_calibration_04 + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.S20_Start_init) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.S20_Start_init) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_ctrl_eint) for hal_gpio_ctrl_eint + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_init_eint) for hal_gpio_init_eint + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_reg_eint_cb) for hal_gpio_reg_eint_cb + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_screen_int_callback) for app_tp_screen_int_callback + app_tp_transfer.o(i.S20_Start_init) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.ap_tp_calibration) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.ap_tp_calibration) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_init) for hal_i2c_s_init + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_set_transfer) for hal_i2c_s_set_transfer + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(i.app_tp_i2cs_callback) for app_tp_i2cs_callback + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) for app_tp_phone_analysis_data + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_s_read) for app_tp_s_read + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_s_write) for app_tp_s_write + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_init) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + app_tp_transfer.o(i.app_tp_init) refers to hal_i2c_master.o(i.hal_i2c_m_dma_init) for hal_i2c_m_dma_init + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_phone_output_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_m_read) refers to hal_i2c_master.o(i.hal_i2c_m_dma_read) for hal_i2c_m_dma_read + app_tp_transfer.o(i.app_tp_m_transfer_complate) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_m_write) refers to hal_i2c_master.o(i.hal_i2c_m_dma_write) for hal_i2c_m_dma_write + app_tp_transfer.o(i.app_tp_phone_clear_reset_on) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_phone_reset_on) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_s_read) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_write_complate) for hal_i2c_s_write_complate + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_read_complate) for hal_i2c_s_read_complate + app_tp_transfer.o(i.app_tp_s_write) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_write) for hal_i2c_s_dma_write + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_screen_init) refers to tau_delay.o(i.delayUs) for delayUs + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_transfer.o(i.app_tp_screen_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_screen_int_callback) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.S20_Start_init) for S20_Start_init + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_for_custom_s8.o(.constdata) for screen_reg_start_data_size + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) for app_tp_screen_analysis_int + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.constdata) for .constdata + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to tau_log.o(i.LOG_printf) for LOG_printf + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to uidiv.o(.text) for __aeabi_uidivmod + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_1 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_2 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_3 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_4 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_5 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_6 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_7 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_back + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_back + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init) for hal_system_init + board.o(i.board_Init) refers to hal_system.o(i.hal_system_enable_systick) for hal_system_enable_systick + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init_console) for hal_system_init_console + board.o(i.board_Init) refers to hal_system.o(i.hal_system_set_phy_calibration) for hal_system_set_phy_calibration + startup_armcm0.o(RESET) refers to startup_armcm0.o(STACK) for __initial_sp + startup_armcm0.o(RESET) refers to startup_armcm0.o(.text) for Reset_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.HardFault_Handler) for HardFault_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SysTick_Handler) for SysTick_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VIDC_IRQn_Handler) for VIDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.LCDC_IRQn_Handler) for LCDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_RX_IRQn_Handler) for MIPI_RX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_TX_IRQn_Handler) for MIPI_TX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MEMC_IRQn_Handler) for MEMC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VPRE_IRQn_Handler) for VPRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.FLSCTRL_IRQn_Handler) for FLSCTRL_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.DMA_IRQn_Handler) for DMA_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER0_IRQn_Handler) for TIMER0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER1_IRQn_Handler) for TIMER1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER2_IRQn_Handler) for TIMER2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER3_IRQn_Handler) for TIMER3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.WDG_IRQn_Handler) for WDG_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.UART_IRQn_Handler) for UART_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C0_IRQn_Handler) for I2C0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C1_IRQn_Handler) for I2C1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIS_IRQn_Handler) for SPIS_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIM_IRQn_Handler) for SPIM_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.ADC_IRQn_Handler) for ADC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.PWMDET_IRQn_Handler) for PWMDET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SWIRE_IRQn_Handler) for SWIRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.AP_NRESET_IRQn_Handler) for AP_NRESET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT0_IRQn_Handler) for EXTI_INT0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT1_IRQn_Handler) for EXTI_INT1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT2_IRQn_Handler) for EXTI_INT2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT3_IRQn_Handler) for EXTI_INT3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT4_IRQn_Handler) for EXTI_INT4_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT5_IRQn_Handler) for EXTI_INT5_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT6_IRQn_Handler) for EXTI_INT6_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT7_IRQn_Handler) for EXTI_INT7_IRQn_Handler + startup_armcm0.o(.text) refers to entry.o(.ARM.Collect$$$$00000000) for __main + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_module_enable) for drv_vidc_set_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) for hal_internal_vsync_get_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) for dcs_packet_get_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) for dcs_packet_free_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg) for drv_dsi_rx_set_ddi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg) for drv_dsi_rx_set_ipi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to drv_memc.o(i.drv_memc_gen_a_tear_signal) for drv_memc_gen_a_tear_signal + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) for drv_dsi_rx_get_max_ret_size + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) for hal_dsi_rx_ctrl_init_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_rx) for hal_internal_vsync_init_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) for hal_dsi_rx_ctrl_init_dsi_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) for hal_dsi_rx_ctrl_init_rxbr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) for hal_dsi_rx_ctrl_init_vidc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) for hal_dsi_rx_ctrl_init_memc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_chip_info.o(i.drv_chip_rx_init_done) for drv_chip_rx_init_done + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) for drv_dsi_rx_set_ctrl_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) for drv_dsi_rx_set_up_phy + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) for drv_dsi_rx_set_lane_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_inten) for drv_dsi_rx_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) for drv_dsi_rx_set_resp_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_color_format) for drv_rxbr_set_color_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) for drv_rxbr_set_ltpo_drop_th + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_cfg) for drv_rxbr_set_usr_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_col) for drv_rxbr_set_usr_col + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_row) for drv_rxbr_set_usr_row + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) for drv_rxbr_hline_rcv_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_src_parameter) for drv_vidc_set_src_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_dst_parameter) for drv_vidc_set_dst_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_init_module_enable) for drv_vidc_init_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_rotation) for drv_vidc_set_rotation + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_h) for drv_param_init_get_scld_filter_h + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_v) for drv_param_init_get_scld_filter_v + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitr) for drv_vidc_set_p2r_hinitr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitb) for drv_vidc_set_p2r_hinitb + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_p2r_filter_init) for drv_param_p2r_filter_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) for drv_vidc_set_p2r_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_mirror) for drv_vidc_set_mirror + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pu_ctrl) for drv_vidc_set_pu_ctrl + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) for drv_rxbr_set_ack_pkt_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to hal_dsi_rx_ctrl.o(.conststring) for .conststring + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_param_init.o(i.drv_param_init_set_scld_filter) for drv_param_init_set_scld_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) for hal_internal_vsync_set_sync_line + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) for hal_internal_vsync_set_dcs_direct_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) for drv_dsi_rx_calc_ipi_tx_delay + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) for drv_dsi_rx_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_update_src_format) for drv_vidc_update_src_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_dsi_rx.o(i.drv_dsi_rx_power_up) for drv_dsi_rx_power_up + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) for hal_internal_sync_input_resolution_change + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fscalb.o(.text) for __ARM_scalbnf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fflti.o(.text) for __aeabi_i2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) for drv_dsi_tx_set_video_chunk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) for drv_dsi_tx_set_video_timing + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fadd.o(.text) for __aeabi_fsub + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffixui.o(.text) for __aeabi_f2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) for drv_dsi_tx_phy_ulps_enter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) for drv_dsi_tx_phy_ulps_exit + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) for hal_dsi_tx_ctrl_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_tx) for hal_internal_vsync_init_tx + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) for hal_dsi_tx_config_params_for_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) for hal_dsi_tx_count_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) for hal_dsi_tx_init_phy_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) for drv_dsi_tx_phy_test_setup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) for hal_lcdc_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) for hal_lcdc_init_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) for hal_dsi_tx_init_dpi_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) for hal_dsi_tx_init_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) for hal_dsi_tx_init_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) for hal_dsi_tx_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) for drv_dsi_tx_phy_status_ready + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_powerup) for drv_dsi_tx_powerup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload) for drv_dsi_tx_command_get_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memcpya.o(.text) for __aeabi_memcpy + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_param_init.o(i.drv_param_init_set_sclu_filter) for drv_param_init_set_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) for drv_lcdc_config_overwrite_rgb + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) for drv_lcdc_config_partial_display_enable + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_area) for drv_lcdc_config_partial_display_area + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_vpg) for drv_dsi_tx_set_vpg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) for drv_lcdc_set_video_hw_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) for drv_dsi_tx_edpi_cmd_size + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) for hal_dsi_tx_init_video_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) for drv_dsi_tx_dpi_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) for drv_dsi_tx_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) for drv_dsi_tx_dpi_lpcmd_time + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_int) for drv_dsi_tx_config_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) for drv_dsi_tx_phy_lane_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) for drv_dsi_tx_phy_time_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_response_mode) for drv_dsi_tx_response_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) for drv_dsi_tx_set_time_out_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) for drv_dsi_tx_timeout_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) for drv_dsi_tx_phy_clock_lane_auto_lp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) for drv_dsi_tx_video_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) for drv_dsi_tx_set_bta_ack + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) for drv_dsi_tx_video_mode_disable_hact_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) for hal_dsi_tx_calc_video_chunks + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_header) for drv_dsi_tx_command_header + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_disp_mode) for drv_lcdc_config_disp_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_edpi_mode) for drv_lcdc_config_edpi_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_thresh) for drv_lcdc_config_thresh + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) for drv_lcdc_config_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_step) for drv_lcdc_config_scale_up_step + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) for hal_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) for hal_lcdc_config_rgb_to_pentile + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) for hal_lcdc_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_div) for drv_crgu_set_dpi_pre_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_src) for drv_crgu_set_dpi_pre_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_mux_src) for drv_crgu_set_dpi_mux_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_timing) for drv_lcdc_config_dpi_timing + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_div) for drv_crgu_set_lcdc_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_src) for drv_crgu_set_lcdc_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) for hal_internal_vsync_get_sync_line + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_config_int) for drv_lcdc_config_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to drv_gpio.o(i.drv_gpio_set_int) for drv_gpio_set_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_input_data) refers to drv_gpio.o(i.drv_gpio_get_input_data) for drv_gpio_get_input_data + hal_gpio.o(i.hal_gpio_get_int_type) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_pull_state) refers to drv_gpio.o(i.drv_gpio_get_pull_state) for drv_gpio_get_pull_state + hal_gpio.o(i.hal_gpio_get_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) for drv_sys_cfg_sel_gpio_group + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) for drv_sys_cfg_sel_int_trig + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_input) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_init_output) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to drv_gpio.o(i.drv_gpio_register_callback) for drv_gpio_register_callback + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_gpio.o(i.drv_gpio_register_ap_reset_callback) for drv_gpio_register_ap_reset_callback + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) for drv_sys_cfg_sel_ap_rst_trig + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to drv_gpio.o(i.drv_gpio_set_driving_strength) for drv_gpio_set_driving_strength + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode3) for drv_gpio_set_mode3 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode2) for drv_gpio_set_mode2 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode1) for drv_gpio_set_mode1 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode0) for drv_gpio_set_mode0 + hal_gpio.o(i.hal_gpio_set_mode) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_output_data) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_set_pull_state) refers to drv_gpio.o(i.drv_gpio_set_pull_state) for drv_gpio_set_pull_state + hal_gpio.o(i.hal_gpio_set_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to drv_gpio.o(i.drv_gpio_set_schmitt_trigger) for drv_gpio_set_schmitt_trigger + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to drv_gpio.o(i.drv_gpio_set_slew_rate) for drv_gpio_set_slew_rate + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to hal_gpio.o(.constdata) for .constdata + hal_i2c_master.o(i.hal_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_deinit) for drv_i2c_m_deinit + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_master_init) for drv_i2c_master_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_set_callback) for drv_i2c_m_set_callback + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_enable_intr) for drv_i2c_m_enable_intr + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) for drv_i2c_enable_rx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_i2c_master.o(i.hal_i2c_master_irq_callback) for hal_i2c_master_irq_callback + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to drv_i2c_dma.o(i.drv_i2c_master_read_dma) for drv_i2c_master_read_dma + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_master_write_dma) for drv_i2c_master_write_dma + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_master.o(i.hal_i2c_m_transfer_complate) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) for drv_i2c_m_clear_it_pending_bit + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to hal_i2c_master.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_deinit) for drv_i2c_s_deinit + hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_slave_write_dma) for drv_i2c_slave_write_dma + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num) refers to drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num) for drv_i2c_s_get_tx_byte_num + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_slave_init) for drv_i2c_slave_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_set_callback) for drv_i2c_s_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_enable_intr) for drv_i2c_s_enable_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) for drv_i2c_set_dma_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) for hal_i2c_slave_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) for hal_i2c_s_dma_user_callback + hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_read_data) for drv_i2c_s_read_data + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_slave.o(i.hal_i2c_s_set_transfer) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) for drv_i2c_s_clear_it_pending_bit + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(.data) for tx_byte_num + hal_pwm.o(i.hal_pwm_in_clear_int) refers to drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all) for drv_pwm_in_clear_pwm_int_all + hal_pwm.o(i.hal_pwm_in_config_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_in_ctrl_int) refers to drv_pwm.o(i.drv_pwm_in_set_sys_int) for drv_pwm_in_set_sys_int + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_get_current_count) refers to drv_pwm.o(i.drv_pwm_in_get_current_count) for drv_pwm_in_get_current_count + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_pwm.o(i.drv_pwm_in_get_high_period) for drv_pwm_in_get_high_period + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_high_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_pwm.o(i.drv_pwm_in_get_low_period) for drv_pwm_in_get_low_period + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_low_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_pwm.o(i.drv_pwm_in_get_counter_period) for drv_pwm_in_get_counter_period + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_in_get_total_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_in_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_in_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_in_init) refers to drv_pwm.o(i.drv_pwm_in_enable) for drv_pwm_in_enable + hal_pwm.o(i.hal_pwm_in_register_callback) refers to drv_pwm.o(i.drv_pwm_in_register_callback) for drv_pwm_in_register_callback + hal_pwm.o(i.hal_pwm_in_set_int) refers to drv_pwm.o(i.drv_pwm_in_set_pwm_int) for drv_pwm_in_set_pwm_int + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_config_all) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_config_all) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_pwm.o(i.drv_pwm_out_enable) for drv_pwm_out_enable + hal_pwm.o(i.hal_pwm_out_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_pwm.o(i.hal_pwm_out_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sel_io) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_all) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_pwm.o(i.drv_pwm_out_get_sync_flag) for drv_pwm_out_get_sync_flag + hal_pwm.o(i.hal_pwm_out_sync_all) refers to tau_delay.o(i.delayUs) for delayUs + hal_pwm.o(i.hal_pwm_out_sync_all) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_ctl) refers to drv_pwm.o(i.drv_pwm_out_set_control) for drv_pwm_out_set_control + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_pause) refers to drv_pwm.o(i.drv_pwm_out_pause) for drv_pwm_out_pause + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_period) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_pwm.o(i.drv_pwm_out_set_period) for drv_pwm_out_set_period + hal_pwm.o(i.hal_pwm_out_sync_period) refers to drv_common.o(.data) for g_system_clock + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_sync_mode) for drv_pwm_out_set_sync_mode + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_pwm.o(i.drv_pwm_out_set_threshold) for drv_pwm_out_set_threshold + hal_pwm.o(i.hal_pwm_out_sync_thr) refers to drv_common.o(.data) for g_system_clock + hal_spi_master.o(i.hal_spi_m_callback) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_master.o(i.hal_spi_m_callback) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_clear_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_deinit) for drv_spi_m_deinit + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_gpio_init) for hal_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_master_init) for drv_spi_master_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_ch6_init) for drv_spi_dma_ch6_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) for drv_spi_set_dma_ch6_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_callback) for hal_spi_m_callback + hal_spi_master.o(i.hal_spi_m_dma_read) refers to drv_spi_dma.o(i.drv_spim_dma_read) for drv_spim_dma_read + hal_spi_master.o(i.hal_spi_m_dma_read) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_dma_write) refers to drv_spi_dma.o(i.drv_spim_dma_write) for drv_spim_dma_write + hal_spi_master.o(i.hal_spi_m_dma_write) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_get_transfer_complate) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_gpio_init) refers to drv_spi_master.o(i.drv_spi_m_gpio_init) for drv_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_read_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_swire.o(i.hal_swire_deinit) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_swire_div) for drv_crgu_set_swire_div + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_swire.o(i.hal_swire_init) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_open) refers to drv_swire.o(i.drv_swire_set_power_down) for drv_swire_set_power_down + hal_swire.o(i.hal_swire_register_callback) refers to drv_swire.o(i.drv_swire_register_callback) for drv_swire_register_callback + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + hal_swire.o(i.hal_swire_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_bit_time) for drv_swire_set_bit_time + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_pulse_count) for drv_swire_set_pulse_count + hal_swire.o(i.hal_swire_start) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_deep_sleep_mode) refers to drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode) for drv_pwr_enter_deep_sleep_mode + hal_system.o(i.hal_system_disable_systick) refers to drv_common.o(i.drv_common_disable_systick) for drv_common_disable_systick + hal_system.o(i.hal_system_enable_systick) refers to drv_common.o(i.drv_common_enable_systick) for drv_common_enable_systick + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + hal_system.o(i.hal_system_flash_read) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_dual_read) for norflash_dual_read + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_erase_block) for norflash_erase_block + hal_system.o(i.hal_system_flash_write) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_write) for norflash_write + hal_system.o(i.hal_system_get_tick) refers to drv_common.o(i.drv_common_get_tick) for drv_common_get_tick + hal_system.o(i.hal_system_idle_mode) refers to drv_common.o(i.drv_common_idle_mode) for drv_common_idle_mode + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_system_clk_src) for drv_pwr_set_system_clk_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_src) for drv_crgu_set_ahb_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_pre_div) for drv_crgu_set_ahb_pre_div + hal_system.o(i.hal_system_init) refers to irq_redirect .o(i.handle_init) for handle_init + hal_system.o(i.hal_system_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) for drv_sys_cfg_clear_all_int + hal_system.o(i.hal_system_init) refers to drv_common.o(i.drv_common_system_init) for drv_common_system_init + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_init) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_init_console) refers to hal_uart.o(i.hal_uart_init) for hal_uart_init + hal_system.o(i.hal_system_register_systick_cb) refers to drv_common.o(i.drv_common_systick_register_cb) for drv_common_systick_register_cb + hal_system.o(i.hal_system_set_phy_calibration) refers to drv_phy_common.o(i.drv_phy_enable_calibration) for drv_phy_enable_calibration + hal_system.o(i.hal_system_set_pvd) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_set_vcc) refers to drv_pwr.o(i.drv_pwr_set_cp_mode) for drv_pwr_set_cp_mode + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_connect) for drv_fls_gpio_connect + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + hal_system.o(i.hal_system_sleep_mode) refers to drv_crgu.o(i.drv_crgu_config_clocks) for drv_crgu_config_clocks + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_get_status) refers to drv_timer.o(i.drv_timer_get_status) for drv_timer_get_status + hal_timer.o(i.hal_timer_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_init) refers to drv_timer.o(i.drv_timer_set_prescaler) for drv_timer_set_prescaler + hal_timer.o(i.hal_timer_set_repeat) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start_ex) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start_ex) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + tau_delay.o(i.delayMs) refers to tau_delay.o(i.delayUs) for delayUs + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0vsprintf) for vsprintf + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0printf) for __2printf + tau_log.o(i.LOG_printf) refers to tau_log.o(.bss) for .bss + tau_log.o(i.fgetc) refers to hal_uart.o(i.hal_uart_receive_blocking) for hal_uart_receive_blocking + tau_log.o(i.fputc) refers to hal_uart.o(i.hal_uart_transmit_blocking) for hal_uart_transmit_blocking + hal_uart.o(i.hal_uart_deinit) refers to drv_dma.o(i.drv_dma_deinit) for drv_dma_deinit + hal_uart.o(i.hal_uart_deinit) refers to drv_uart.o(i.UART_Deinit) for UART_Deinit + hal_uart.o(i.hal_uart_dmacallback) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_uart.o(i.hal_uart_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_uart.o(i.hal_uart_init) refers to drv_uart.o(i.UART_init) for UART_init + hal_uart.o(i.hal_uart_init) refers to drv_common.o(.data) for g_system_clock + hal_uart.o(i.hal_uart_init) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_blocking) refers to drv_uart.o(i.UART_ReadBlocking) for UART_ReadBlocking + hal_uart.o(i.hal_uart_receive_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferReceiveDMA) for UART_TransferReceiveDMA + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + hal_uart.o(i.hal_uart_transmit_blocking) refers to drv_uart.o(i.UART_WriteBlocking) for UART_WriteBlocking + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferSendDMA) for UART_TransferSendDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + norflash.o(i.app_fls_ctrl_Handler) refers to drv_fls.o(i.fls_clr_interrupt_flag) for fls_clr_interrupt_flag + norflash.o(i.app_fls_ctrl_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + norflash.o(i.app_fls_ctrl_Handler) refers to norflash.o(.data) for .data + norflash.o(i.norflash_best_cfg_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + norflash.o(i.norflash_best_cfg_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_check_id) refers to norflash.o(i.norflash_read_id) for norflash_read_id + norflash.o(i.norflash_check_id) refers to tau_delay.o(i.delayUs) for delayUs + norflash.o(i.norflash_check_id) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_callback) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_read_prepare) for fls_dma_read_prepare + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_read) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_read) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_write_prepare) for fls_dma_write_prepare + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_dma_write) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_en_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_dual_hstatus) for norflash_get_dual_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_hstatus) for norflash_get_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en_quad_check) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_block) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_chip) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_sector) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_ex4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_exit_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_spi_config) for fls_get_default_spi_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_fls_config) for fls_get_default_fls_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_tuning) for fls_get_default_tuning + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_init) for fls_init + norflash.o(i.norflash_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_init) refers to drv_fls.o(.data) for g_fls_tuning + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qcmd_enable) for fls_qcmd_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_config_reg) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_id) refers to drv_fls.o(i.fls_read_cmd) for fls_read_cmd + norflash.o(i.norflash_set_best_cfg) refers to memseta.o(.text) for __aeabi_memclr4 + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_write_disable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_disable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_disable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_disable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_enable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_enable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_enable) for norflash_big_end_enable + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_en_scr) for fls_en_scr + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_clear) for norflash_big_end_clear + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_scr_clear) for fls_scr_clear + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + drv_common.o(i.app_HardFault_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_common.o(i.app_SysTick_Handler) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_enable_systick) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_common.o(i.drv_common_enable_systick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_get_tick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_system_init) refers to drv_chip_info.o(i.drv_chip_info_init) for drv_chip_info_init + drv_common.o(i.drv_common_systick_register_cb) refers to drv_common.o(.data) for .data + drv_dma.o(i.app_dma_irq_handler) refers to drv_dma.o(i.drv_dma_irq_handler) for drv_dma_irq_handler + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_set_ccr) for drv_dma_set_ccr + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_dma.o(i.drv_dma_clear_flag) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_create_handle) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_disenable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_enable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dma.o(i.drv_dma_enable_cycle) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_get_remaining_bytes) refers to drv_dma.o(i.drv_dma_channel_is_active) for drv_dma_channel_is_active + drv_dma.o(i.drv_dma_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_init) refers to drv_dma.o(i.drv_dma_ahb_init) for drv_dma_ahb_init + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_get_channel_flag) for drv_dma_get_channel_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_m2m_init) refers to memseta.o(.text) for __aeabi_memclr4 + drv_dma.o(i.drv_dma_m2m_init) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_dma.o(i.drv_dma_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_dma.o(i.drv_dma_set_burst) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_set_transfer) refers to drv_dma.o(i.drv_dma_set_burst) for drv_dma_set_burst + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_fls.o(i.drv_fls_gpio_connect) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + drv_fls.o(i.drv_fls_gpio_disconnect) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_EnableClk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_busy_pending) refers to norflash.o(i.norflash_get_status) for norflash_get_status + drv_fls.o(i.fls_de_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_de_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_fls.o(i.fls_de_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_ctrl_cfg_init) for fls_ctrl_cfg_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_set_tuning) for fls_set_tuning + drv_fls.o(i.fls_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_enable_it) for fls_enable_it + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) for drv_ap_rst_trig_edge_detect + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_get_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_register_ap_reset_callback) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.drv_gpio_register_callback) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_set_driving_strength) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_gpio.o(i.drv_gpio_set_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_schmitt_trigger) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_slew_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_dma.o(i.drv_i2c_dma_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) for drv_i2c_master_write_read_cmd + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.bss) for .bss + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(i.drv_i2c_dma_callback) for drv_i2c_dma_callback + drv_i2c_dma.o(i.drv_i2c_slave_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_master.o(i.app_I2C1_IRQn_Handler) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_disable_intr) for drv_i2c_m_disable_intr + drv_i2c_master.o(i.drv_i2c_m_enable_intr) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_read_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_m_set_callback) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_set_sys_mask) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_write_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_i2c_master.o(i.drv_i2c_master_init) refers to drv_common.o(.data) for g_system_clock + drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_disable_intr) for drv_i2c_s_disable_intr + drv_i2c_slave.o(i.drv_i2c_s_enable_intr) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_s_set_callback) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_set_sys_mask) refers to drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_slave.o(i.drv_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_param_init.o(i.drv_param_init_get_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_h) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_v) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_ccm) refers to memcpya.o(.text) for __aeabi_memcpy4 + drv_param_init.o(i.drv_param_init_set_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_scld_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_p2r_filter_init) refers to drv_param_init.o(.constdata) for .constdata + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_register_callback) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_rx_dma) for drv_spi_s_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_dma_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_switch_sclk) for drv_spi_m_switch_sclk + drv_spi_master.o(i.drv_spi_m_disable_int) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.drv_spi_m_set_intr_callback) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_spi_master.o(i.drv_spi_master_init) refers to drv_common.o(.data) for g_system_clock + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_register_callback) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(.data) for .data + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(.data) for .data + drv_timer.o(i.app_TIMER0_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER1_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER2_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER3_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_enable) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_get_instance) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_status) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_clear_status_flags) for drv_timer_clear_status_flags + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_register_callback) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_compare_val) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_repeat) refers to drv_timer.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(i.soft_gen_te) for soft_gen_te + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to ddiv.o(.text) for __aeabi_ddiv + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to sqrt.o(i.sqrt) for sqrt + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dmul.o(.text) for __aeabi_dmul + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to cdcmple.o(.text) for __aeabi_cdcmple + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.dcs_sw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_iniernal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_iniernal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_chip_info.o(i.drv_chip_rx_info_check) for drv_chip_rx_info_check + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq0_callback) for drv_rxbr_register_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq1_callback) for drv_rxbr_register_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_vidc.o(i.drv_vidc_register_callback) for drv_vidc_register_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_init) for dcs_packet_fifo_init + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq0_callback) for rxbr_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq1_callback) for rxbr_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.vidc_callback) for vidc_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.dcs_sw_filter) for dcs_sw_filter + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) for dcs_packet_fifo_alloc + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_col_addr) for drv_rxbr_get_col_addr + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_page_addr) for drv_rxbr_get_page_addr + hal_internal_vsync.o(i.rx_partial_update) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_partial_update) refers to drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) for drv_dsc_dec_get_nslc + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_partial_update) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_get_dcs_packet_data) for rx_get_dcs_packet_data + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_receive_pps) for rx_receive_pps + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_pps) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.rx_receive_pps) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) for drv_dsc_dec_convert_pps_rc_parameter + hal_internal_vsync.o(i.rx_receive_pps) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_enable) for drv_dsc_dec_enable + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_receive_packet) for rx_receive_packet + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_partial_update) for rx_partial_update + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.vpre_err_reset) for vpre_err_reset + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_memc.o(i.drv_memc_set_double_buffer_reverse) for drv_memc_set_double_buffer_reverse + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_get_irq_status) for drv_vidc_get_irq_status + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_clear_irq) for drv_vidc_clear_irq + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_internal_vsync.o(i.vidc_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.vpre_err_reset) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_internal_vsync.o(i.vsync_set_te_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.vsync_set_te_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(.data) refers to hal_internal_vsync.o(.bss) for sg_te_info + dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_fifo_init) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_size) refers to dcs_packet_fifo.o(.bss) for .bss + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to ffltui.o(.text) for __aeabi_ui2f + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fdiv.o(.text) for __aeabi_fdiv + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fmul.o(.text) for __aeabi_fmul + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) for drv_dsi_rx_get_color_bpp + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) for drv_dsi_rx_get_color_pcc + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fadd.o(.text) for __aeabi_fadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to f2d.o(.text) for __aeabi_f2d + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dadd.o(.text) for __aeabi_dadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dfixui.o(.text) for __aeabi_d2uiz + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_read) for drv_rx_phy_test_read + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_clear) for drv_rx_phy_test_clear + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) for drv_rx_phy_test_write_2_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_lock) for drv_rx_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_rx.o(i.drv_rx_phy_test_lock) refers to drv_phy_common.o(i.drv_phy_test_lock) for drv_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_read) for drv_tx_phy_test_read + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_pll_para) for drv_phy_get_pll_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_enter) for drv_tx_phy_test_enter + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_ref_src) for drv_crgu_set_mipi_ref_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) for drv_crgu_set_mipi_cfg_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_clear) for drv_tx_phy_test_clear + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) for drv_tx_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_code) for drv_tx_phy_test_write_code + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_exit) for drv_tx_phy_test_exit + drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_version) for drv_dsi_tx_version + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_tx.o(i.drv_tx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_tx.o(i.drv_tx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_code) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_lcdc.o(i.drv_lcdc_config_src_parameter) refers to drv_lcdc.o(i.drv_lcdc_config_input_size) for drv_lcdc_config_input_size + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_get_status) for drv_memc_get_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_clear_status) for drv_memc_clear_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_EnableIRQ) for __NVIC_EnableIRQ + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_rxbr.o(i.drv_rxbr_register_irq0_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_register_irq1_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_set_cmd_filter) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_rxbr.o(i.drv_rxbr_soft_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_vidc.o(.data) for .data + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_vidc.o(i.drv_vidc_register_callback) refers to drv_vidc.o(.data) for .data + irq_redirect .o(i.ADC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.AP_NRESET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.DMA_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT4_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT5_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT6_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT7_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.FLSCTRL_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.HardFault_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.LCDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MEMC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_RX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_TX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.PWMDET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIM_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIS_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SWIRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SysTick_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.UART_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VIDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VPRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.WDG_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_SysTick_Handler) for app_SysTick_Handler + irq_redirect .o(i.handle_init) refers to hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) for app_LCDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) for app_MIPI_RX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) for app_MIPI_TX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dma.o(i.app_dma_irq_handler) for app_dma_irq_handler + irq_redirect .o(i.handle_init) refers to norflash.o(i.app_fls_ctrl_Handler) for app_fls_ctrl_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) for app_I2C0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_master.o(i.app_I2C1_IRQn_Handler) for app_I2C1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to hal_spi_slave.o(i.app_SPIS_IRQn_Handler) for app_SPIS_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_spi_master.o(i.app_SPIM_IRQn_Handler) for app_SPIM_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_VPRE_IRQn_Handler) for app_VPRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_ADC_IRQn_Handler) for app_ADC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_vidc.o(i.app_VIDC_IRQn_Handler) for app_VIDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_memc.o(i.app_MEMC_IRQn_Handler) for app_MEMC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER0_IRQn_Handler) for app_TIMER0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER1_IRQn_Handler) for app_TIMER1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER2_IRQn_Handler) for app_TIMER2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER3_IRQn_Handler) for app_TIMER3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_wdg.o(i.app_WDG_IRQn_Handler) for app_WDG_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_uart.o(i.app_UART_IRQn_Handler) for app_UART_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_pwm.o(i.app_PWMDET_IRQn_Handler) for app_PWMDET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_swire.o(i.app_SWIRE_IRQn_Handler) for app_SWIRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) for app_AP_NRESET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) for app_EXTI_INT0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) for app_EXTI_INT1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) for app_EXTI_INT2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) for app_EXTI_INT3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) for app_EXTI_INT4_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) for app_EXTI_INT5_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) for app_EXTI_INT6_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) for app_EXTI_INT7_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_HardFault_Handler) for app_HardFault_Handler + drv_phy_common.o(i.drv_phy_enable_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_pll_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_get_rate_para) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_phy_common.o(i.drv_phy_get_rate_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_chip_info.o(i.drv_chip_info_get_info) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_chip_info.o(i.drv_chip_info_init) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_rx_info_check) refers to printfa.o(i.__0printf) for __2printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to drv_chip_info.o(.data) for .data + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to printfa.o(i.__0printf) for __2printf + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(i.__NVIC_SetPriority) for __NVIC_SetPriority + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_spi_dma.o(i.drv_spis_dma_write) for drv_spis_dma_write + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_deinit) refers to drv_spi_slave.o(i.drv_spi_s_deinit) for drv_spi_s_deinit + hal_spi_slave.o(i.hal_spi_slave_enable) refers to drv_spi_slave.o(i.drv_spi_s_enable_int) for drv_spi_s_enable_int + hal_spi_slave.o(i.hal_spi_slave_enable) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_spi_slave.o(i.hal_spi_slave_enable) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_gpio_init) refers to drv_spi_slave.o(i.drv_spi_s_gpio_init) for drv_spi_s_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(i.hal_spi_slave_gpio_init) for hal_spi_slave_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_slave_init) for drv_spi_slave_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_read_data) refers to drv_spi_slave.o(i.drv_spi_s_read_data) for drv_spi_s_read_data + hal_spi_slave.o(i.hal_spi_slave_register_callback) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_reset_tx) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_write_data) refers to drv_spi_slave.o(i.drv_spi_s_write_data) for drv_spi_s_write_data + drv_fls_dma.o(i.fls_abort_dma) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_abort_dma) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_read_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to memseta.o(.text) for __aeabi_memclr4 + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(.data) for .data + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_read_dmacallback) for fls_read_dmacallback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_write_dmacallback) for fls_write_dmacallback + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_fls_dma.o(i.fls_transfer_get_receive_count_dma) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_fls_dma.o(i.fls_write_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_spi_slave.o(i.drv_spi_s_deinit) refers to drv_spi_slave.o(i.drv_spi_s_switch_sclk) for drv_spi_s_switch_sclk + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(i.UART_TransferHandleIRQ) for UART_TransferHandleIRQ + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_ResetTxFIFO) for UART_ResetTxFIFO + drv_uart.o(i.UART_Deinit) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Disable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(.constdata) for .constdata + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_uart.o(i.UART_Enable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Enable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_GetDefaultConfig) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_GetDefaultConfig) refers to drv_common.o(.data) for g_system_clock + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_SetBaudRate) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_uart.o(i.UART_SwitchSCLK) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_TransferCreateHandle) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_Enable_IT) for UART_Enable_IT + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_TransferHandleIRQ) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_DisableDma) for UART_DisableDma + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SetBaudRate) for UART_SetBaudRate + drv_uart.o(i.UART_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_init) refers to drv_uart.o(.data) for .data + drv_uart.o(i.app_UART_IRQn_Handler) refers to drv_uart.o(i.UART0_IRQ_Handle) for UART0_IRQ_Handle + drv_uart_dma.o(i.UART_DMAInit) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_DMAInit) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_uart_dma.o(i.UART_TransferAbortReceiveDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferAbortSendDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_DMAInit) for UART_DMAInit + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(.data) for .data + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferReceiveDMACallback) for UART_TransferReceiveDMACallback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferSendDMACallback) for UART_TransferSendDMACallback + drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_set_int) for drv_wdg_set_int + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_counter) for drv_wdg_clear_counter + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_read_edge_flag) for drv_wdg_read_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_edge_flag) for drv_wdg_clear_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_register_callback) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_wdg.o(i.drv_wdg_set_repeat) refers to drv_wdg.o(.data) for .data + drv_efuse.o(i.drv_efuse_enter_inactive) refers to drv_efuse.o(i.drv_efuse_int_enable) for drv_efuse_int_enable + drv_efuse.o(i.drv_efuse_read) refers to drv_efuse.o(i.drv_efuse_read_req) for drv_efuse_read_req + drv_efuse.o(i.drv_efuse_write) refers to drv_efuse.o(i.drv_efuse_write_req) for drv_efuse_write_req + ceil.o(i.__softfp_ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.__softfp_ceil) refers to ceil.o(i.ceil) for ceil + ceil.o(i.ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.ceil) refers to dadd.o(.text) for __aeabi_dadd + ceil.o(i.ceil) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + sqrt.o(i.__softfp_sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.__softfp_sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.__softfp_sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt.o(i.sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.____softfp_sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.____softfp_sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + sqrt_x.o(i.__sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.__sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.__sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.__sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry10a.o(.ARM.Collect$$$$0000000D) for __rt_final_cpp + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry11a.o(.ARM.Collect$$$$0000000F) for __rt_final_exit + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry7b.o(.ARM.Collect$$$$00000008) for _main_clock + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry8b.o(.ARM.Collect$$$$0000000A) for _main_cpp_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry9a.o(.ARM.Collect$$$$0000000B) for _main_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry5.o(.ARM.Collect$$$$00000004) for _main_scatterload + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry2.o(.ARM.Collect$$$$00000001) for _main_stk + idiv.o(.text) refers to uidiv.o(.text) for __aeabi_uidivmod + printfb.o(i.__0fprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0fprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0printf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._sputc) for _sputc + printfb.o(i.__0vfprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vfprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._sputc) for _sputc + printf0.o(i.__0fprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0fprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0printf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0snprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0snprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0sprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0sprintf$0) refers to printf0.o(i._sputc) for _sputc + printf0.o(i.__0vfprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vfprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._sputc) for _sputc + printf1.o(i.__0fprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0fprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0printf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0snprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0snprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0sprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0sprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i.__0vfprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vfprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf2.o(i.__0fprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0fprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0printf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0snprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0snprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0sprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0sprintf$2) refers to printf2.o(i._sputc) for _sputc + printf2.o(i.__0vfprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vfprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._sputc) for _sputc + printf3.o(i.__0fprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0fprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0printf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0snprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0snprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0sprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0sprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i.__0vfprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vfprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf4.o(i.__0fprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0fprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0printf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0snprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0snprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0sprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0sprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i.__0vfprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vfprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf5.o(i.__0fprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0fprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0printf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0snprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0snprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0sprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0sprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i.__0vfprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vfprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf6.o(i.__0fprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0fprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0printf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0snprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0snprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0sprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0sprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i.__0vfprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vfprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i._printf_core) refers to printf6.o(i._printf_pre_padding) for _printf_pre_padding + printf6.o(i._printf_core) refers to printf6.o(i._printf_post_padding) for _printf_post_padding + printf6.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf7.o(i.__0fprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0fprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0printf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0snprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0snprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0sprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0sprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i.__0vfprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vfprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i._printf_core) refers to printf7.o(i._printf_pre_padding) for _printf_pre_padding + printf7.o(i._printf_core) refers to printf7.o(i._printf_post_padding) for _printf_post_padding + printf7.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf8.o(i.__0fprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0fprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0printf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0snprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0snprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0sprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0sprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i.__0vfprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vfprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i._printf_core) refers to printf8.o(i._printf_pre_padding) for _printf_pre_padding + printf8.o(i._printf_core) refers to printf8.o(i._printf_post_padding) for _printf_post_padding + printf8.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i.__0fprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0fprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0fprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0printf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0printf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0snprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0snprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0snprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0sprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0sprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0sprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i.__0vfprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vfprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vfprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0vsnprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsnprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsnprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0vsprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i._fp_digits) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._fp_digits) refers to dmul.o(.text) for __aeabi_dmul + printfa.o(i._fp_digits) refers to ddiv.o(.text) for __aeabi_ddiv + printfa.o(i._fp_digits) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + printfa.o(i._fp_digits) refers to dadd.o(.text) for __aeabi_dadd + printfa.o(i._fp_digits) refers to dfixul.o(.text) for __aeabi_d2ulz + printfa.o(i._fp_digits) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_core) refers to printfa.o(i._printf_pre_padding) for _printf_pre_padding + printfa.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers to printfa.o(i._printf_post_padding) for _printf_post_padding + printfa.o(i._printf_core) refers to printfa.o(i._fp_digits) for _fp_digits + printfa.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printfa.o(i._printf_post_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_pre_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._snputc) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._sputc) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers to fepilogue.o(.text) for _float_epilogue + fmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers to fepilogue.o(.text) for _float_round + fscalb.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers to llshl.o(.text) for __aeabi_llsl + dadd.o(.text) refers to llsshr.o(.text) for __aeabi_lasr + dadd.o(.text) refers to depilogue.o(.text) for _double_epilogue + dmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dmul.o(.text) refers to depilogue.o(.text) for _double_epilogue + ddiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ddiv.o(.text) refers to depilogue.o(.text) for _double_round + fflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fflti.o(.text) refers to fepilogue.o(.text) for _float_epilogue + ffltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffltui.o(.text) refers to fepilogue.o(.text) for _float_epilogue + dflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dflti.o(.text) refers to depilogue.o(.text) for _double_epilogue + dfltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfltui.o(.text) refers to depilogue.o(.text) for _double_epilogue + ffixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixui.o(.text) refers to llushr.o(.text) for __aeabi_llsr + f2d.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cdcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cfrcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + entry2.o(.ARM.Collect$$$$00000001) refers to entry2.o(.ARM.Collect$$$$00002712) for __lit__00000000 + entry2.o(.ARM.Collect$$$$00002712) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to entry.o(.ARM.Collect$$$$00000000) for __main + entry5.o(.ARM.Collect$$$$00000004) refers to init.o(.text) for __scatterload + entry9a.o(.ARM.Collect$$$$0000000B) refers to main.o(i.main) for main + entry9b.o(.ARM.Collect$$$$0000000C) refers to main.o(i.main) for main + uldiv.o(.text) refers to llushr.o(.text) for __aeabi_llsr + uldiv.o(.text) refers to llshl.o(.text) for __aeabi_llsl + errno.o(i.__aeabi_errno_addr) refers to errno.o(.data) for .data + errno.o(i.__read_errno) refers to errno.o(.data) for .data + errno.o(i.__set_errno) refers to errno.o(.data) for .data + depilogue.o(.text) refers to depilogue.o(i.__ARM_clz) for __ARM_clz + depilogue.o(.text) refers to llshl.o(.text) for __aeabi_llsl + depilogue.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to depilogue.o(.text) for _double_round + dfixul.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixul.o(.text) refers to llshl.o(.text) for __aeabi_llsl + init.o(.text) refers to entry5.o(.ARM.Collect$$$$00000004) for __main_after_scatterload + + +============================================================================== + +Removing Unused input sections from the image. + + Removing main.o(.rev16_text), (4 bytes). + Removing main.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.rev16_text), (4 bytes). + Removing ap_demo.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing app_tp_transfer.o(.rev16_text), (4 bytes). + Removing app_tp_transfer.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(i.app_tp_m_transfer_complate), (8 bytes). + Removing app_tp_transfer.o(i.app_tp_phone_reset_on), (12 bytes). + Removing app_tp_transfer.o(i.app_tp_s_transfer_complate), (26 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (5 bytes). + Removing app_tp_transfer.o(.data), (6 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (1 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.rev16_text), (4 bytes). + Removing app_tp_for_custom_s8.o(.revsh_text), (4 bytes). + Removing app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const), (156 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (37 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (288 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (620 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (11 bytes). + Removing app_tp_for_custom_s8.o(.data), (10 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (64 bytes). + Removing app_tp_for_custom_s8.o(.data), (3 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (32 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing board.o(.rev16_text), (4 bytes). + Removing board.o(.revsh_text), (4 bytes). + Removing startup_armcm0.o(HEAP), (3072 bytes). + Removing hal_dsi_rx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_long_cmd), (88 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_short_cmd), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video), (228 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init), (48 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern), (216 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en), (16 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode), (128 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart), (80 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter), (108 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode), (8 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format), (56 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data), (148 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk), (68 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform), (52 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex), (14 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate), (112 bytes). + Removing hal_dsi_tx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic), (144 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd), (140 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter), (24 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg), (24 bytes). + Removing hal_gpio.o(.rev16_text), (4 bytes). + Removing hal_gpio.o(.revsh_text), (4 bytes). + Removing hal_gpio.o(i.hal_gpio_get_int_type), (20 bytes). + Removing hal_gpio.o(i.hal_gpio_get_pull_state), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_driving_strength), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_output_data_ex), (36 bytes). + Removing hal_gpio.o(i.hal_gpio_set_schmitt_trigger), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_slew_rate), (32 bytes). + Removing hal_i2c_master.o(.rev16_text), (4 bytes). + Removing hal_i2c_master.o(.revsh_text), (4 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_deinit), (8 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(.rev16_text), (4 bytes). + Removing hal_i2c_slave.o(.revsh_text), (4 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_deinit), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_data), (8 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty), (20 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle), (36 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_data), (8 bytes). + Removing hal_pwm.o(.rev16_text), (4 bytes). + Removing hal_pwm.o(.revsh_text), (4 bytes). + Removing hal_pwm.o(i.hal_pwm_in_clear_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_config_int), (60 bytes). + Removing hal_pwm.o(i.hal_pwm_in_ctrl_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_current_count), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_high_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_low_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_get_total_period), (40 bytes). + Removing hal_pwm.o(i.hal_pwm_in_init), (26 bytes). + Removing hal_pwm.o(i.hal_pwm_in_register_callback), (10 bytes). + Removing hal_pwm.o(i.hal_pwm_in_set_int), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_deinit), (18 bytes). + Removing hal_pwm.o(i.hal_pwm_out_pause), (8 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sel_io), (38 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_all), (124 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_ctl), (32 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_pause), (28 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_period), (52 bytes). + Removing hal_pwm.o(i.hal_pwm_out_sync_thr), (72 bytes). + Removing hal_spi_master.o(.rev16_text), (4 bytes). + Removing hal_spi_master.o(.revsh_text), (4 bytes). + Removing hal_spi_master.o(i.hal_spi_m_callback), (24 bytes). + Removing hal_spi_master.o(i.hal_spi_m_deinit), (10 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_init), (104 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_read), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_write), (40 bytes). + Removing hal_spi_master.o(i.hal_spi_m_get_transfer_complate), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_gpio_init), (8 bytes). + Removing hal_spi_master.o(i.hal_spi_m_read_rxfifo), (28 bytes). + Removing hal_spi_master.o(i.hal_spi_m_set_high_impedance), (100 bytes). + Removing hal_spi_master.o(.data), (1 bytes). + Removing hal_swire.o(.rev16_text), (4 bytes). + Removing hal_swire.o(.revsh_text), (4 bytes). + Removing hal_swire.o(i.hal_swire_init), (32 bytes). + Removing hal_swire.o(i.hal_swire_register_callback), (10 bytes). + Removing hal_swire.o(i.hal_swire_start), (112 bytes). + Removing hal_system.o(.rev16_text), (4 bytes). + Removing hal_system.o(.revsh_text), (4 bytes). + Removing hal_system.o(i.hal_system_deep_sleep_mode), (8 bytes). + Removing hal_system.o(i.hal_system_disable_systick), (8 bytes). + Removing hal_system.o(i.hal_system_flash_read), (56 bytes). + Removing hal_system.o(i.hal_system_flash_write), (58 bytes). + Removing hal_system.o(i.hal_system_get_tick), (8 bytes). + Removing hal_system.o(i.hal_system_idle_mode), (8 bytes). + Removing hal_system.o(i.hal_system_register_systick_cb), (8 bytes). + Removing hal_system.o(i.hal_system_reset_chip), (32 bytes). + Removing hal_system.o(i.hal_system_share_flash_mode), (20 bytes). + Removing hal_system.o(i.hal_system_sleep_mode), (48 bytes). + Removing hal_timer.o(.rev16_text), (4 bytes). + Removing hal_timer.o(.revsh_text), (4 bytes). + Removing hal_timer.o(i.hal_timer_get_status), (8 bytes). + Removing hal_timer.o(i.hal_timer_set_repeat), (8 bytes). + Removing hal_timer.o(i.hal_timer_start_ex), (72 bytes). + Removing tau_delay.o(.rev16_text), (4 bytes). + Removing tau_delay.o(.revsh_text), (4 bytes). + Removing tau_log.o(.rev16_text), (4 bytes). + Removing tau_log.o(.revsh_text), (4 bytes). + Removing tau_log.o(i.fgetc), (22 bytes). + Removing hal_uart.o(.rev16_text), (4 bytes). + Removing hal_uart.o(.revsh_text), (4 bytes). + Removing hal_uart.o(i.hal_uart_deinit), (28 bytes). + Removing hal_uart.o(i.hal_uart_dmacallback), (36 bytes). + Removing hal_uart.o(i.hal_uart_receive_blocking), (16 bytes). + Removing hal_uart.o(i.hal_uart_receive_dma), (76 bytes). + Removing hal_uart.o(i.hal_uart_transmit_dma), (76 bytes). + Removing norflash.o(.rev16_text), (4 bytes). + Removing norflash.o(.revsh_text), (4 bytes). + Removing norflash.o(i.norflash_best_cfg_init), (44 bytes). + Removing norflash.o(i.norflash_big_end_clear), (14 bytes). + Removing norflash.o(i.norflash_big_end_enable), (20 bytes). + Removing norflash.o(i.norflash_check_crc32), (14 bytes). + Removing norflash.o(i.norflash_check_id), (72 bytes). + Removing norflash.o(i.norflash_dma_callback), (24 bytes). + Removing norflash.o(i.norflash_dma_read), (156 bytes). + Removing norflash.o(i.norflash_dma_write), (252 bytes). + Removing norflash.o(i.norflash_dual_read), (60 bytes). + Removing norflash.o(i.norflash_dual_write), (112 bytes). + Removing norflash.o(i.norflash_en4b), (40 bytes). + Removing norflash.o(i.norflash_en_quad), (116 bytes). + Removing norflash.o(i.norflash_en_quad_check), (64 bytes). + Removing norflash.o(i.norflash_erase_block), (44 bytes). + Removing norflash.o(i.norflash_erase_chip), (28 bytes). + Removing norflash.o(i.norflash_erase_sector), (44 bytes). + Removing norflash.o(i.norflash_ex4b), (40 bytes). + Removing norflash.o(i.norflash_exit_quad), (76 bytes). + Removing norflash.o(i.norflash_get_dual_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_status), (52 bytes). + Removing norflash.o(i.norflash_init), (48 bytes). + Removing norflash.o(i.norflash_quad_read), (76 bytes). + Removing norflash.o(i.norflash_quad_write), (108 bytes). + Removing norflash.o(i.norflash_read), (28 bytes). + Removing norflash.o(i.norflash_read_config_reg), (36 bytes). + Removing norflash.o(i.norflash_read_id), (20 bytes). + Removing norflash.o(i.norflash_reset), (2 bytes). + Removing norflash.o(i.norflash_reset_crc32), (32 bytes). + Removing norflash.o(i.norflash_set_best_cfg), (50 bytes). + Removing norflash.o(i.norflash_set_best_read_cfg), (84 bytes). + Removing norflash.o(i.norflash_set_best_write_cfg), (84 bytes). + Removing norflash.o(i.norflash_switch_fls_spi), (112 bytes). + Removing norflash.o(i.norflash_write), (96 bytes). + Removing norflash.o(i.norflash_write_disable), (64 bytes). + Removing norflash.o(i.norflash_write_enable), (56 bytes). + Removing norflash.o(i.norflash_write_endian_scr), (132 bytes). + Removing norflash.o(.bss), (412 bytes). + Removing norflash.o(.bss), (32 bytes). + Removing norflash.o(.data), (2 bytes). + Removing drv_common.o(.rev16_text), (4 bytes). + Removing drv_common.o(.revsh_text), (4 bytes). + Removing drv_common.o(i.drv_common_disable_systick), (20 bytes). + Removing drv_common.o(i.drv_common_get_tick), (12 bytes). + Removing drv_common.o(i.drv_common_idle_mode), (40 bytes). + Removing drv_common.o(i.drv_common_systick_register_cb), (12 bytes). + Removing drv_crgu.o(.rev16_text), (4 bytes). + Removing drv_crgu.o(.revsh_text), (4 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_all_reset_flags), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_reset_flag), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_div), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_ana_clk_status), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_fpga_id), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_mipi_ref_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_reset_flag), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_system_clk), (28 bytes). + Removing drv_crgu.o(i.drv_crgu_reset_chip), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_set_200m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_300m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_abp0_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_src), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb1_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb2_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_swire_div), (20 bytes). + Removing drv_dma.o(.rev16_text), (4 bytes). + Removing drv_dma.o(.revsh_text), (4 bytes). + Removing drv_dma.o(i.drv_dma_abort_transfer), (32 bytes). + Removing drv_dma.o(i.drv_dma_ahb_init), (74 bytes). + Removing drv_dma.o(i.drv_dma_channel_is_active), (20 bytes). + Removing drv_dma.o(i.drv_dma_deinit), (32 bytes). + Removing drv_dma.o(i.drv_dma_disenable_channel_interrupts), (24 bytes). + Removing drv_dma.o(i.drv_dma_enable_cycle), (44 bytes). + Removing drv_dma.o(i.drv_dma_get_remaining_bytes), (32 bytes). + Removing drv_dma.o(i.drv_dma_init), (24 bytes). + Removing drv_dma.o(i.drv_dma_m2m_init), (72 bytes). + Removing drv_dma.o(i.drv_dma_reset), (10 bytes). + Removing drv_dma.o(i.drv_dma_set_ccr), (114 bytes). + Removing drv_dma.o(i.drv_dma_start_transfer), (32 bytes). + Removing drv_fls.o(.rev16_text), (4 bytes). + Removing drv_fls.o(.revsh_text), (4 bytes). + Removing drv_fls.o(i.__NVIC_DisableIRQ), (32 bytes). + Removing drv_fls.o(i.drv_fls_gpio_connect), (28 bytes). + Removing drv_fls.o(i.drv_fls_gpio_disconnect), (32 bytes). + Removing drv_fls.o(i.fls_EnableClk), (12 bytes). + Removing drv_fls.o(i.fls_busy_pending), (12 bytes). + Removing drv_fls.o(i.fls_clear_irq_status), (6 bytes). + Removing drv_fls.o(i.fls_ctrl_cfg_init), (72 bytes). + Removing drv_fls.o(i.fls_ddat_enable), (24 bytes). + Removing drv_fls.o(i.fls_de_init), (52 bytes). + Removing drv_fls.o(i.fls_descr), (10 bytes). + Removing drv_fls.o(i.fls_disable_it), (36 bytes). + Removing drv_fls.o(i.fls_en_scr), (10 bytes). + Removing drv_fls.o(i.fls_enable_it), (48 bytes). + Removing drv_fls.o(i.fls_get_crcout), (4 bytes). + Removing drv_fls.o(i.fls_get_default_fls_config), (20 bytes). + Removing drv_fls.o(i.fls_get_default_spi_config), (44 bytes). + Removing drv_fls.o(i.fls_get_default_tuning), (12 bytes). + Removing drv_fls.o(i.fls_get_tuning), (18 bytes). + Removing drv_fls.o(i.fls_init), (62 bytes). + Removing drv_fls.o(i.fls_qadr_enable), (22 bytes). + Removing drv_fls.o(i.fls_qcmd_enable), (22 bytes). + Removing drv_fls.o(i.fls_qdat_enable), (22 bytes). + Removing drv_fls.o(i.fls_read_byte_data), (130 bytes). + Removing drv_fls.o(i.fls_read_cmd), (104 bytes). + Removing drv_fls.o(i.fls_read_cmd_it), (110 bytes). + Removing drv_fls.o(i.fls_reset_crc), (18 bytes). + Removing drv_fls.o(i.fls_scr_clear), (10 bytes). + Removing drv_fls.o(i.fls_set_addr_dummy), (32 bytes). + Removing drv_fls.o(i.fls_set_addr_len), (32 bytes). + Removing drv_fls.o(i.fls_set_mc_irq_mask), (26 bytes). + Removing drv_fls.o(i.fls_set_read), (10 bytes). + Removing drv_fls.o(i.fls_set_tuning), (24 bytes). + Removing drv_fls.o(i.fls_set_write), (10 bytes). + Removing drv_fls.o(i.fls_single_mode), (16 bytes). + Removing drv_fls.o(i.fls_spi_init), (180 bytes). + Removing drv_fls.o(i.fls_spi_start), (10 bytes). + Removing drv_fls.o(i.fls_swrst), (18 bytes). + Removing drv_fls.o(i.fls_write_byte_data), (164 bytes). + Removing drv_fls.o(i.fls_write_cmd), (58 bytes). + Removing drv_fls.o(.data), (4 bytes). + Removing drv_gpio.o(.rev16_text), (4 bytes). + Removing drv_gpio.o(.revsh_text), (4 bytes). + Removing drv_gpio.o(i.drv_gpio_get_pull_state), (224 bytes). + Removing drv_gpio.o(i.drv_gpio_set_driving_strength), (312 bytes). + Removing drv_gpio.o(i.drv_gpio_set_schmitt_trigger), (168 bytes). + Removing drv_gpio.o(i.drv_gpio_set_slew_rate), (168 bytes). + Removing drv_i2c_dma.o(.rev16_text), (4 bytes). + Removing drv_i2c_dma.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(.rev16_text), (4 bytes). + Removing drv_i2c_master.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_bus_init), (36 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_deinit), (44 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_disable_intr), (16 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_get_fifo_status), (28 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_read_data), (32 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_fifo_threshold), (24 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_sys_mask), (48 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_write_data), (32 bytes). + Removing drv_i2c_slave.o(.rev16_text), (4 bytes). + Removing drv_i2c_slave.o(.revsh_text), (4 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_bus_init), (36 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_deinit), (44 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_disable_intr), (16 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_enable), (16 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_get_tx_byte_num), (12 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_read_data), (32 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_fifo_threshold), (24 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_sys_mask), (48 bytes). + Removing drv_param_init.o(.rev16_text), (4 bytes). + Removing drv_param_init.o(.revsh_text), (4 bytes). + Removing drv_param_init.o(i.drv_param_init_set_scld_filter), (100 bytes). + Removing drv_param_init.o(i.drv_param_init_set_sclu_filter), (28 bytes). + Removing drv_pwm.o(.rev16_text), (4 bytes). + Removing drv_pwm.o(.revsh_text), (4 bytes). + Removing drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_enable), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_counter_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_current_count), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_high_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_low_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_register_callback), (24 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_pwm_int), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_sys_int), (52 bytes). + Removing drv_pwm.o(i.drv_pwm_out_get_sync_flag), (16 bytes). + Removing drv_pwm.o(i.drv_pwm_out_pause), (28 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_sync_mode), (32 bytes). + Removing drv_pwr.o(.rev16_text), (4 bytes). + Removing drv_pwr.o(.revsh_text), (4 bytes). + Removing drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode), (44 bytes). + Removing drv_spi_dma.o(.rev16_text), (4 bytes). + Removing drv_spi_dma.o(.revsh_text), (4 bytes). + Removing drv_spi_dma.o(i.__NVIC_ClearPendingIRQ), (24 bytes). + Removing drv_spi_dma.o(i.drv_spi_abort_dma), (108 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_callback), (60 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_ch6_init), (208 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_init), (220 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback), (48 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_irq_callback), (88 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_read), (96 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_write), (60 bytes). + Removing drv_spi_dma.o(i.drv_spis_dma_write), (72 bytes). + Removing drv_spi_dma.o(.bss), (480 bytes). + Removing drv_spi_dma.o(.data), (16 bytes). + Removing drv_spi_master.o(.rev16_text), (4 bytes). + Removing drv_spi_master.o(.revsh_text), (4 bytes). + Removing drv_spi_master.o(i.drv_spi_m_deinit), (40 bytes). + Removing drv_spi_master.o(i.drv_spi_m_disable_int), (68 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_int), (72 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_rx_dma), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_tx_dma), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_get_dma_address), (8 bytes). + Removing drv_spi_master.o(i.drv_spi_m_gpio_init), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_set_intr_callback), (12 bytes). + Removing drv_spi_master.o(i.drv_spi_m_switch_sclk), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_write_data), (44 bytes). + Removing drv_spi_master.o(i.drv_spi_master_init), (164 bytes). + Removing drv_swire.o(.rev16_text), (4 bytes). + Removing drv_swire.o(.revsh_text), (4 bytes). + Removing drv_swire.o(i.drv_swire_register_callback), (12 bytes). + Removing drv_swire.o(i.drv_swire_set_bit_time), (24 bytes). + Removing drv_swire.o(i.drv_swire_set_pulse_count), (12 bytes). + Removing drv_sys_cfg.o(.rev16_text), (4 bytes). + Removing drv_sys_cfg.o(.revsh_text), (4 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_dma_req_mask), (32 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_read_version0_id), (12 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_set_ap_reset), (28 bytes). + Removing drv_timer.o(.rev16_text), (4 bytes). + Removing drv_timer.o(.revsh_text), (4 bytes). + Removing drv_timer.o(i.drv_timer_get_status), (38 bytes). + Removing hal_internal_vsync.o(.rev16_text), (4 bytes). + Removing hal_internal_vsync.o(.revsh_text), (4 bytes). + Removing hal_internal_vsync.o(i.hal_iniernal_vsync_deinit), (20 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual), (528 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode), (48 bytes). + Removing dcs_packet_fifo.o(i.dcs_packet_get_fifo_size), (16 bytes). + Removing drv_dsi_rx.o(.rev16_text), (4 bytes). + Removing drv_dsi_rx.o(.revsh_text), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate), (66 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_version), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration), (236 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg), (32 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg), (48 bytes). + Removing drv_dsi_rx.o(i.drv_rx_phy_test_read), (12 bytes). + Removing drv_dsi_tx.o(.rev16_text), (4 bytes). + Removing drv_dsi_tx.o(.revsh_text), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_force_interrupt), (8 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_get_phy_status), (6 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_forcepll), (12 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration), (232 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_start), (18 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock), (10 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot), (62 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger), (92 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter), (344 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit), (276 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_sdf_3d), (28 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_bta), (22 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_vpg), (70 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_version), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_vid_shadow), (16 bytes). + Removing drv_dsi_tx.o(i.drv_tx_phy_test_read), (10 bytes). + Removing drv_lcdc.o(.rev16_text), (4 bytes). + Removing drv_lcdc.o(.revsh_text), (4 bytes). + Removing drv_lcdc.o(i.drv_lcdc_config_rgb_to_pentile), (26 bytes). + Removing drv_lcdc.o(i.drv_lcdc_enable), (42 bytes). + Removing drv_lcdc.o(i.drv_lcdc_set_prefetch), (24 bytes). + Removing drv_lcdc.o(i.drv_lcdc_update_shadow_reg), (12 bytes). + Removing drv_memc.o(.rev16_text), (4 bytes). + Removing drv_memc.o(.revsh_text), (4 bytes). + Removing drv_memc.o(i.drv_memc_set_db_frm_time), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_db_int_frame), (28 bytes). + Removing drv_memc.o(i.drv_memc_set_fb_remaining_line_trigger), (12 bytes). + Removing drv_memc.o(i.drv_memc_set_read_trigger_line), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_te_ind), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_tear_hwclr), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_vidc_fb_arb), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_write_trigger_line), (16 bytes). + Removing drv_rxbr.o(.rev16_text), (4 bytes). + Removing drv_rxbr.o(.revsh_text), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_dsc_flush), (16 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_cur_hline_rcv_cnt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_ipi_vsync_interval), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_pix_fmt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_col_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_compress), (24 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_page_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_soft_reset), (98 bytes). + Removing drv_vidc.o(.rev16_text), (4 bytes). + Removing drv_vidc.o(.revsh_text), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_clear_status0), (14 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_cap_pixel), (24 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_signal_frame), (30 bytes). + Removing drv_vidc.o(i.drv_vidc_get_int_source), (38 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status0), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status1), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status2), (6 bytes). + Removing drv_vidc.o(i.drv_vidc_set_dsc_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_frmst_latency), (12 bytes). + Removing drv_vidc.o(i.drv_vidc_set_inff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_irq_line), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_module_enable), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_outff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_update_src_format), (14 bytes). + Removing irq_redirect .o(.rev16_text), (4 bytes). + Removing irq_redirect .o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(.rev16_text), (4 bytes). + Removing drv_phy_common.o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(i.drv_phy_test_read), (8 bytes). + Removing drv_chip_info.o(.rev16_text), (4 bytes). + Removing drv_chip_info.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(.rev16_text), (4 bytes). + Removing drv_dsc_dec.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(i.drv_dsc_dec_set_u32_pps), (120 bytes). + Removing hal_spi_slave.o(.rev16_text), (4 bytes). + Removing hal_spi_slave.o(.revsh_text), (4 bytes). + Removing hal_spi_slave.o(i.hal_spi_s_set_high_impedance), (100 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start), (56 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_busy), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_deinit), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_disable), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_enable), (96 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_flush_fifo), (20 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_get_rxfifo_notempty), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_gpio_init), (8 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_init), (76 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_read_data), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_register_callback), (12 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_reset_tx), (68 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_write_data), (14 bytes). + Removing drv_fls_dma.o(.rev16_text), (4 bytes). + Removing drv_fls_dma.o(.revsh_text), (4 bytes). + Removing drv_fls_dma.o(i.fls_abort_dma), (42 bytes). + Removing drv_fls_dma.o(i.fls_dma_disable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_enable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_read_prepare), (86 bytes). + Removing drv_fls_dma.o(i.fls_dma_write_prepare), (82 bytes). + Removing drv_fls_dma.o(i.fls_read_dmacallback), (32 bytes). + Removing drv_fls_dma.o(i.fls_transfer_create_handle_dma), (208 bytes). + Removing drv_fls_dma.o(i.fls_transfer_dma), (112 bytes). + Removing drv_fls_dma.o(i.fls_transfer_get_receive_count_dma), (44 bytes). + Removing drv_fls_dma.o(i.fls_write_dmacallback), (32 bytes). + Removing drv_fls_dma.o(.data), (8 bytes). + Removing drv_spi_slave.o(.rev16_text), (4 bytes). + Removing drv_spi_slave.o(.revsh_text), (4 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_deinit), (40 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_disable_int), (68 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_int), (72 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_rx_dma), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_tx_dma), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_get_dma_address), (8 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_gpio_init), (24 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_read_data), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_switch_sclk), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_write_data), (44 bytes). + Removing drv_spi_slave.o(i.drv_spi_slave_init), (76 bytes). + Removing drv_uart.o(.rev16_text), (4 bytes). + Removing drv_uart.o(.revsh_text), (4 bytes). + Removing drv_uart.o(i.UART_AbortReceive), (30 bytes). + Removing drv_uart.o(i.UART_AbortSend), (30 bytes). + Removing drv_uart.o(i.UART_Deinit), (28 bytes). + Removing drv_uart.o(i.UART_Disable_IT), (68 bytes). + Removing drv_uart.o(i.UART_EnableDma), (32 bytes). + Removing drv_uart.o(i.UART_Enable_IT), (44 bytes). + Removing drv_uart.o(i.UART_GetDefaultConfig), (72 bytes). + Removing drv_uart.o(i.UART_GetFIFO_Ctrl), (20 bytes). + Removing drv_uart.o(i.UART_GetReceiveCount), (22 bytes). + Removing drv_uart.o(i.UART_GetReceiveStatus), (20 bytes). + Removing drv_uart.o(i.UART_GetRxRingBufferLength), (28 bytes). + Removing drv_uart.o(i.UART_GetSendCount), (22 bytes). + Removing drv_uart.o(i.UART_GetSendStatus), (20 bytes). + Removing drv_uart.o(i.UART_ReadBlocking), (32 bytes). + Removing drv_uart.o(i.UART_ReceiveNonBlocking), (50 bytes). + Removing drv_uart.o(i.UART_ResetTxFIFO), (36 bytes). + Removing drv_uart.o(i.UART_SendNonBlocking), (38 bytes). + Removing drv_uart.o(i.UART_TransferCreateHandle), (96 bytes). + Removing drv_uart.o(i.UART_TransferStartRingBuffer), (30 bytes). + Removing drv_uart.o(.constdata), (1 bytes). + Removing drv_uart_dma.o(.rev16_text), (4 bytes). + Removing drv_uart_dma.o(.revsh_text), (4 bytes). + Removing drv_uart_dma.o(i.UART_DMAInit), (76 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortReceiveDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortSendDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferCreateHandleDMA), (176 bytes). + Removing drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA), (44 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMACallback), (34 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMACallback), (34 bytes). + Removing drv_uart_dma.o(.data), (8 bytes). + Removing drv_wdg.o(.rev16_text), (4 bytes). + Removing drv_wdg.o(.revsh_text), (4 bytes). + Removing drv_wdg.o(i.drv_wdg_enable), (32 bytes). + Removing drv_wdg.o(i.drv_wdg_load_match), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_register_callback), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_sel_mode), (28 bytes). + Removing drv_wdg.o(i.drv_wdg_set_repeat), (12 bytes). + Removing drv_efuse.o(.rev16_text), (4 bytes). + Removing drv_efuse.o(.revsh_text), (4 bytes). + Removing drv_efuse.o(i.drv_efuse_crc_cal), (128 bytes). + Removing drv_efuse.o(i.drv_efuse_get_default_config), (26 bytes). + Removing drv_efuse.o(i.drv_efuse_int_disable), (12 bytes). + Removing drv_efuse.o(i.drv_efuse_write), (46 bytes). + Removing drv_efuse.o(i.drv_efuse_write_req), (22 bytes). + Removing dflti.o(.text), (40 bytes). + +584 unused section(s) (total 24829 bytes) removed from the image. + +============================================================================== + +Image Symbol Table + + Local Symbols + + Symbol Name Value Ov Type Size Object(Section) + + ../clib/../cmprslib/zerorunl2.c 0x00000000 Number 0 __dczerorl2.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uldiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uidiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 idiv.o ABSOLUTE + ../clib/microlib/errno.c 0x00000000 Number 0 errno.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry2.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry5.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11a.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llsshr.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llshl.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llushr.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf2.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf1.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf0.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfb.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf5.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf6.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf7.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfa.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf4.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf3.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf8.o ABSOLUTE + ../clib/microlib/printf/stubs.s 0x00000000 Number 0 stubs.o ABSOLUTE + ../clib/microlib/stdio/streams.c 0x00000000 Number 0 stdout.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpya.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpyb.o ABSOLUTE + ../clib/microlib/string/memset.c 0x00000000 Number 0 memseta.o ABSOLUTE + ../clib/microlib/stubs.s 0x00000000 Number 0 iusefp.o ABSOLUTE + ../fplib/microlib/f2d.c 0x00000000 Number 0 f2d.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 fadd.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 dadd.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 fdiv.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 ddiv.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 depilogue.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 fepilogue.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixul.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixi.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dfltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 ffltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 fflti.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dflti.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 fmul.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 dmul.o ABSOLUTE + ../fplib/microlib/fpscalb.c 0x00000000 Number 0 fscalb.o ABSOLUTE + ../fplib/microlib/fpsqrt.c 0x00000000 Number 0 dsqrt.o ABSOLUTE + ../mathlib/ceil.c 0x00000000 Number 0 ceil.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt_x.o ABSOLUTE + ..\..\..\src\common\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\..\..\src\common\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\dcs_packet_fifo.c 0x00000000 Number 0 dcs_packet_fifo.o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\internal\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\..\src\app\demo\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\..\src\app\demo\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\..\src\app\demo\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\..\src\app\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\..\src\board\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\..\src\board\startup\startup_ARMCM0.s 0x00000000 Number 0 startup_armcm0.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\hal\\internal\\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_pwm.c 0x00000000 Number 0 hal_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\internal\\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\\..\\src\\app\\demo\\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\\..\\src\\app\\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\\..\\src\\board\\board.c 0x00000000 Number 0 board.o ABSOLUTE + cdcmple.s 0x00000000 Number 0 cdcmple.o ABSOLUTE + cdrcmple.s 0x00000000 Number 0 cdrcmple.o ABSOLUTE + cfrcmple.s 0x00000000 Number 0 cfrcmple.o ABSOLUTE + dc.s 0x00000000 Number 0 dc.o ABSOLUTE + handlers.s 0x00000000 Number 0 handlers.o ABSOLUTE + init.s 0x00000000 Number 0 init.o ABSOLUTE + RESET 0x00010000 Section 192 startup_armcm0.o(RESET) + .ARM.Collect$$$$00000000 0x000100c0 Section 0 entry.o(.ARM.Collect$$$$00000000) + .ARM.Collect$$$$00000001 0x000100c0 Section 4 entry2.o(.ARM.Collect$$$$00000001) + .ARM.Collect$$$$00000004 0x000100c4 Section 4 entry5.o(.ARM.Collect$$$$00000004) + .ARM.Collect$$$$00000008 0x000100c8 Section 0 entry7b.o(.ARM.Collect$$$$00000008) + .ARM.Collect$$$$0000000A 0x000100c8 Section 0 entry8b.o(.ARM.Collect$$$$0000000A) + .ARM.Collect$$$$0000000B 0x000100c8 Section 8 entry9a.o(.ARM.Collect$$$$0000000B) + .ARM.Collect$$$$0000000D 0x000100d0 Section 0 entry10a.o(.ARM.Collect$$$$0000000D) + .ARM.Collect$$$$0000000F 0x000100d0 Section 0 entry11a.o(.ARM.Collect$$$$0000000F) + .ARM.Collect$$$$00002712 0x000100d0 Section 4 entry2.o(.ARM.Collect$$$$00002712) + __lit__00000000 0x000100d0 Data 4 entry2.o(.ARM.Collect$$$$00002712) + .text 0x000100d4 Section 120 startup_armcm0.o(.text) + .text 0x0001014c Section 0 uidiv.o(.text) + .text 0x00010178 Section 0 idiv.o(.text) + .text 0x000101a0 Section 0 memcpya.o(.text) + .text 0x000101c4 Section 0 memseta.o(.text) + .text 0x000101e8 Section 0 fadd.o(.text) + .text 0x0001029a Section 0 fmul.o(.text) + .text 0x00010314 Section 0 fdiv.o(.text) + .text 0x00010390 Section 0 fscalb.o(.text) + .text 0x000103a8 Section 0 dadd.o(.text) + .text 0x0001050c Section 0 dmul.o(.text) + .text 0x000105dc Section 0 ddiv.o(.text) + .text 0x000106cc Section 0 fflti.o(.text) + .text 0x000106e2 Section 0 ffltui.o(.text) + .text 0x000106f0 Section 0 dfltui.o(.text) + .text 0x0001070c Section 0 ffixi.o(.text) + .text 0x0001073e Section 0 ffixui.o(.text) + .text 0x00010768 Section 0 dfixi.o(.text) + .text 0x000107b0 Section 0 dfixui.o(.text) + .text 0x000107ec Section 0 f2d.o(.text) + .text 0x00010814 Section 40 cdcmple.o(.text) + .text 0x0001083c Section 20 cfrcmple.o(.text) + .text 0x00010850 Section 0 uldiv.o(.text) + .text 0x000108b0 Section 0 llshl.o(.text) + .text 0x000108d0 Section 0 llushr.o(.text) + .text 0x000108f2 Section 0 llsshr.o(.text) + .text 0x00010918 Section 0 fepilogue.o(.text) + .text 0x00010918 Section 0 iusefp.o(.text) + .text 0x0001099a Section 0 depilogue.o(.text) + .text 0x00010a58 Section 0 dsqrt.o(.text) + .text 0x00010afc Section 0 dfixul.o(.text) + .text 0x00010b3c Section 40 cdrcmple.o(.text) + .text 0x00010b64 Section 36 init.o(.text) + .text 0x00010b88 Section 0 __dczerorl2.o(.text) + i.ADC_IRQn_Handler 0x00010be0 Section 0 irq_redirect .o(i.ADC_IRQn_Handler) + i.AP_NRESET_IRQn_Handler 0x00010bf8 Section 0 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + i.DMA_IRQn_Handler 0x00010c10 Section 0 irq_redirect .o(i.DMA_IRQn_Handler) + i.EXTI_INT0_IRQn_Handler 0x00010c24 Section 0 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + i.EXTI_INT1_IRQn_Handler 0x00010c40 Section 0 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + i.EXTI_INT2_IRQn_Handler 0x00010c5c Section 0 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + i.EXTI_INT3_IRQn_Handler 0x00010c78 Section 0 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + i.EXTI_INT4_IRQn_Handler 0x00010c94 Section 0 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + i.EXTI_INT5_IRQn_Handler 0x00010cb0 Section 0 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + i.EXTI_INT6_IRQn_Handler 0x00010ccc Section 0 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + i.EXTI_INT7_IRQn_Handler 0x00010ce8 Section 0 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + i.FLSCTRL_IRQn_Handler 0x00010d04 Section 0 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + i.Gpio_swire_output 0x00010d18 Section 0 ap_demo.o(i.Gpio_swire_output) + i.HardFault_Handler 0x00010d68 Section 0 irq_redirect .o(i.HardFault_Handler) + i.I2C0_IRQn_Handler 0x00010d7c Section 0 irq_redirect .o(i.I2C0_IRQn_Handler) + i.I2C1_IRQn_Handler 0x00010d94 Section 0 irq_redirect .o(i.I2C1_IRQn_Handler) + i.LCDC_IRQn_Handler 0x00010dac Section 0 irq_redirect .o(i.LCDC_IRQn_Handler) + i.LOG_printf 0x00010dc4 Section 0 tau_log.o(i.LOG_printf) + i.MEMC_IRQn_Handler 0x00010dec Section 0 irq_redirect .o(i.MEMC_IRQn_Handler) + i.MIPI_RX_IRQn_Handler 0x00010e04 Section 0 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + i.MIPI_TX_IRQn_Handler 0x00010e1c Section 0 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + i.PWMDET_IRQn_Handler 0x00010e34 Section 0 irq_redirect .o(i.PWMDET_IRQn_Handler) + i.PWM_Task 0x00010e50 Section 0 ap_demo.o(i.PWM_Task) + i.S20_Start_init 0x00010e80 Section 0 app_tp_transfer.o(i.S20_Start_init) + i.SPIM_IRQn_Handler 0x00010fb4 Section 0 irq_redirect .o(i.SPIM_IRQn_Handler) + i.SPIS_IRQn_Handler 0x00010fd0 Section 0 irq_redirect .o(i.SPIS_IRQn_Handler) + i.UART_DisableDma 0x00010fec Section 0 drv_uart.o(i.UART_DisableDma) + i.UART_GetInstance 0x00010fee Section 0 drv_uart.o(i.UART_GetInstance) + i.__scatterload_copy 0x00010ff2 Section 14 handlers.o(i.__scatterload_copy) + .ARM.__at_0x11000 0x00011000 Section 20 drv_common.o(.ARM.__at_0x11000) + i.SWIRE_IRQn_Handler 0x00011014 Section 0 irq_redirect .o(i.SWIRE_IRQn_Handler) + i.SysTick_Handler 0x00011030 Section 0 irq_redirect .o(i.SysTick_Handler) + i.TIMER0_IRQn_Handler 0x00011048 Section 0 irq_redirect .o(i.TIMER0_IRQn_Handler) + i.TIMER1_IRQn_Handler 0x00011060 Section 0 irq_redirect .o(i.TIMER1_IRQn_Handler) + i.TIMER2_IRQn_Handler 0x00011078 Section 0 irq_redirect .o(i.TIMER2_IRQn_Handler) + i.TIMER3_IRQn_Handler 0x00011090 Section 0 irq_redirect .o(i.TIMER3_IRQn_Handler) + i.UART0_IRQ_Handle 0x000110a8 Section 0 drv_uart.o(i.UART0_IRQ_Handle) + i.UART_IRQn_Handler 0x000110c4 Section 0 irq_redirect .o(i.UART_IRQn_Handler) + i.UART_ResetRxFIFO 0x000110dc Section 0 drv_uart.o(i.UART_ResetRxFIFO) + i.UART_SetBaudRate 0x00011100 Section 0 drv_uart.o(i.UART_SetBaudRate) + i.UART_SwitchSCLK 0x00011148 Section 0 drv_uart.o(i.UART_SwitchSCLK) + i.UART_TransferHandleIRQ 0x00011162 Section 0 drv_uart.o(i.UART_TransferHandleIRQ) + i.UART_WriteBlocking 0x00011296 Section 0 drv_uart.o(i.UART_WriteBlocking) + i.UART_init 0x000112b0 Section 0 drv_uart.o(i.UART_init) + i.VIDC_IRQn_Handler 0x0001136c Section 0 irq_redirect .o(i.VIDC_IRQn_Handler) + i.VPRE_IRQn_Handler 0x00011384 Section 0 irq_redirect .o(i.VPRE_IRQn_Handler) + i.WDG_IRQn_Handler 0x0001139c Section 0 irq_redirect .o(i.WDG_IRQn_Handler) + i.__0printf 0x000113b4 Section 0 printfa.o(i.__0printf) + i.__0vsprintf 0x000113d4 Section 0 printfa.o(i.__0vsprintf) + i.__ARM_clz 0x000113f8 Section 0 depilogue.o(i.__ARM_clz) + i.__ARM_common_switch8 0x00011426 Section 0 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + i.__NVIC_ClearPendingIRQ 0x00011440 Section 0 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011441 Thumb Code 18 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011458 Section 0 drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011459 Thumb Code 18 drv_i2c_slave.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011470 Section 0 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011471 Thumb Code 18 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_DisableIRQ 0x00011488 Section 0 drv_rxbr.o(i.__NVIC_DisableIRQ) + __NVIC_DisableIRQ 0x00011489 Thumb Code 26 drv_rxbr.o(i.__NVIC_DisableIRQ) + i.__NVIC_EnableIRQ 0x000114a8 Section 0 drv_rxbr.o(i.__NVIC_EnableIRQ) + __NVIC_EnableIRQ 0x000114a9 Thumb Code 18 drv_rxbr.o(i.__NVIC_EnableIRQ) + i.__NVIC_SetPriority 0x000114c0 Section 0 hal_spi_slave.o(i.__NVIC_SetPriority) + __NVIC_SetPriority 0x000114c1 Thumb Code 60 hal_spi_slave.o(i.__NVIC_SetPriority) + i.__scatterload_null 0x00011504 Section 2 handlers.o(i.__scatterload_null) + i.__scatterload_zeroinit 0x00011506 Section 14 handlers.o(i.__scatterload_zeroinit) + i.__set_errno 0x00011514 Section 0 errno.o(i.__set_errno) + i._fp_digits 0x00011520 Section 0 printfa.o(i._fp_digits) + _fp_digits 0x00011521 Thumb Code 344 printfa.o(i._fp_digits) + i._printf_core 0x00011694 Section 0 printfa.o(i._printf_core) + _printf_core 0x00011695 Thumb Code 1754 printfa.o(i._printf_core) + i._printf_post_padding 0x00011d80 Section 0 printfa.o(i._printf_post_padding) + _printf_post_padding 0x00011d81 Thumb Code 32 printfa.o(i._printf_post_padding) + i._printf_pre_padding 0x00011da0 Section 0 printfa.o(i._printf_pre_padding) + _printf_pre_padding 0x00011da1 Thumb Code 44 printfa.o(i._printf_pre_padding) + i._sputc 0x00011dcc Section 0 printfa.o(i._sputc) + _sputc 0x00011dcd Thumb Code 10 printfa.o(i._sputc) + i.ap_dcs_read 0x00011dd8 Section 0 ap_demo.o(i.ap_dcs_read) + ap_dcs_read 0x00011dd9 Thumb Code 1424 ap_demo.o(i.ap_dcs_read) + i.ap_demo 0x00012374 Section 0 ap_demo.o(i.ap_demo) + i.ap_get_reg_ca 0x00012598 Section 0 ap_demo.o(i.ap_get_reg_ca) + ap_get_reg_ca 0x00012599 Thumb Code 46 ap_demo.o(i.ap_get_reg_ca) + i.ap_get_reg_df 0x000125cc Section 0 ap_demo.o(i.ap_get_reg_df) + ap_get_reg_df 0x000125cd Thumb Code 134 ap_demo.o(i.ap_get_reg_df) + i.ap_reset_cb 0x00012658 Section 0 ap_demo.o(i.ap_reset_cb) + ap_reset_cb 0x00012659 Thumb Code 40 ap_demo.o(i.ap_reset_cb) + i.ap_set_backlight 0x000126b8 Section 0 ap_demo.o(i.ap_set_backlight) + ap_set_backlight 0x000126b9 Thumb Code 46 ap_demo.o(i.ap_set_backlight) + i.ap_set_display_off 0x000126ec Section 0 ap_demo.o(i.ap_set_display_off) + ap_set_display_off 0x000126ed Thumb Code 28 ap_demo.o(i.ap_set_display_off) + i.ap_set_display_on 0x0001272c Section 0 ap_demo.o(i.ap_set_display_on) + ap_set_display_on 0x0001272d Thumb Code 18 ap_demo.o(i.ap_set_display_on) + i.ap_set_enter_sleep_mode 0x0001275c Section 0 ap_demo.o(i.ap_set_enter_sleep_mode) + ap_set_enter_sleep_mode 0x0001275d Thumb Code 84 ap_demo.o(i.ap_set_enter_sleep_mode) + i.ap_set_exit_sleep_mode 0x000127e0 Section 0 ap_demo.o(i.ap_set_exit_sleep_mode) + ap_set_exit_sleep_mode 0x000127e1 Thumb Code 20 ap_demo.o(i.ap_set_exit_sleep_mode) + i.ap_set_tp_calibration_04 0x00012820 Section 0 ap_demo.o(i.ap_set_tp_calibration_04) + ap_set_tp_calibration_04 0x00012821 Thumb Code 22 ap_demo.o(i.ap_set_tp_calibration_04) + i.ap_tp_calibration 0x0001283c Section 0 app_tp_transfer.o(i.ap_tp_calibration) + i.app_ADC_IRQn_Handler 0x000128ec Section 0 drv_rxbr.o(i.app_ADC_IRQn_Handler) + i.app_AP_NRESET_IRQn_Handler 0x00012908 Section 0 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + i.app_EXTI_INT0_IRQn_Handler 0x0001292c Section 0 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + i.app_EXTI_INT1_IRQn_Handler 0x00012948 Section 0 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + i.app_EXTI_INT2_IRQn_Handler 0x00012964 Section 0 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + i.app_EXTI_INT3_IRQn_Handler 0x00012980 Section 0 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + i.app_EXTI_INT4_IRQn_Handler 0x0001299c Section 0 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + i.app_EXTI_INT5_IRQn_Handler 0x000129b8 Section 0 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + i.app_EXTI_INT6_IRQn_Handler 0x000129d4 Section 0 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + i.app_EXTI_INT7_IRQn_Handler 0x000129f0 Section 0 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + i.app_HardFault_Handler 0x00012a0c Section 0 drv_common.o(i.app_HardFault_Handler) + i.app_I2C0_IRQn_Handler 0x00012a54 Section 0 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + i.app_I2C1_IRQn_Handler 0x00012a64 Section 0 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + i.app_LCDC_IRQn_Handler 0x00012a74 Section 0 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + i.app_MEMC_IRQn_Handler 0x00012b54 Section 0 drv_memc.o(i.app_MEMC_IRQn_Handler) + i.app_MIPI_RX_IRQn_Handler 0x00012bdc Section 0 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + i.app_MIPI_TX_IRQn_Handler 0x00012e74 Section 0 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + i.app_PWMDET_IRQn_Handler 0x00012f14 Section 0 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + i.app_SPIM_IRQn_Handler 0x00012f5c Section 0 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + i.app_SPIS_IRQn_Handler 0x00012f8c Section 0 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + i.app_SWIRE_IRQn_Handler 0x0001318c Section 0 drv_swire.o(i.app_SWIRE_IRQn_Handler) + i.app_SysTick_Handler 0x000131ac Section 0 drv_common.o(i.app_SysTick_Handler) + i.app_TIMER0_IRQn_Handler 0x000131c4 Section 0 drv_timer.o(i.app_TIMER0_IRQn_Handler) + i.app_TIMER1_IRQn_Handler 0x000131ce Section 0 drv_timer.o(i.app_TIMER1_IRQn_Handler) + i.app_TIMER2_IRQn_Handler 0x000131d8 Section 0 drv_timer.o(i.app_TIMER2_IRQn_Handler) + i.app_TIMER3_IRQn_Handler 0x000131e2 Section 0 drv_timer.o(i.app_TIMER3_IRQn_Handler) + i.app_UART_IRQn_Handler 0x000131ec Section 0 drv_uart.o(i.app_UART_IRQn_Handler) + i.app_VIDC_IRQn_Handler 0x000131f4 Section 0 drv_vidc.o(i.app_VIDC_IRQn_Handler) + i.app_VPRE_IRQn_Handler 0x00013210 Section 0 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + i.app_WDG_IRQn_Handler 0x0001322c Section 0 drv_wdg.o(i.app_WDG_IRQn_Handler) + i.app_dma_irq_handler 0x00013264 Section 0 drv_dma.o(i.app_dma_irq_handler) + i.app_fls_ctrl_Handler 0x00013274 Section 0 norflash.o(i.app_fls_ctrl_Handler) + i.app_tp_I2C_init 0x000132a4 Section 0 app_tp_transfer.o(i.app_tp_I2C_init) + i.app_tp_calibration_exec 0x000132c8 Section 0 ap_demo.o(i.app_tp_calibration_exec) + i.app_tp_i2cs_callback 0x00013324 Section 0 app_tp_transfer.o(i.app_tp_i2cs_callback) + app_tp_i2cs_callback 0x00013325 Thumb Code 42 app_tp_transfer.o(i.app_tp_i2cs_callback) + i.app_tp_init 0x00013354 Section 0 app_tp_transfer.o(i.app_tp_init) + i.app_tp_m_read 0x000133a8 Section 0 app_tp_transfer.o(i.app_tp_m_read) + app_tp_m_read 0x000133a9 Thumb Code 32 app_tp_transfer.o(i.app_tp_m_read) + i.app_tp_m_write 0x000133c8 Section 0 app_tp_transfer.o(i.app_tp_m_write) + app_tp_m_write 0x000133c9 Thumb Code 8 app_tp_transfer.o(i.app_tp_m_write) + i.app_tp_phone_analysis_data 0x000133d0 Section 0 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + i.app_tp_phone_clear_reset_on 0x00013738 Section 0 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + i.app_tp_s_read 0x00013744 Section 0 app_tp_transfer.o(i.app_tp_s_read) + i.app_tp_s_write 0x0001374c Section 0 app_tp_transfer.o(i.app_tp_s_write) + i.app_tp_screen_analysis_int 0x00013754 Section 0 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + i.app_tp_screen_init 0x00013a24 Section 0 app_tp_transfer.o(i.app_tp_screen_init) + i.app_tp_screen_int_callback 0x00013a54 Section 0 app_tp_transfer.o(i.app_tp_screen_int_callback) + app_tp_screen_int_callback 0x00013a55 Thumb Code 8 app_tp_transfer.o(i.app_tp_screen_int_callback) + i.app_tp_transfer_screen_const 0x00013a60 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_const) + app_tp_transfer_screen_const 0x00013a61 Thumb Code 50 app_tp_transfer.o(i.app_tp_transfer_screen_const) + i.app_tp_transfer_screen_int 0x00013aa0 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_int) + i.app_tp_transfer_screen_start 0x00013b94 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_start) + i.board_Init 0x00013bac Section 0 board.o(i.board_Init) + i.calc_framebuffer_setting 0x00013bd0 Section 0 hal_internal_vsync.o(i.calc_framebuffer_setting) + calc_framebuffer_setting 0x00013bd1 Thumb Code 962 hal_internal_vsync.o(i.calc_framebuffer_setting) + i.ceil 0x00013fdc Section 0 ceil.o(i.ceil) + i.check_mipi_rx_tx_video_info 0x000140a4 Section 0 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + check_mipi_rx_tx_video_info 0x000140a5 Thumb Code 44 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + i.check_pkt_buf_rev 0x000140d0 Section 0 hal_internal_vsync.o(i.check_pkt_buf_rev) + check_pkt_buf_rev 0x000140d1 Thumb Code 92 hal_internal_vsync.o(i.check_pkt_buf_rev) + i.dcs_packet_fifo_alloc 0x00014160 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + i.dcs_packet_fifo_init 0x000141b8 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + i.dcs_packet_free_fifo_header 0x000141d0 Section 0 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + i.dcs_packet_get_fifo_header 0x00014214 Section 0 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + i.dcs_sw_filter 0x00014238 Section 0 hal_internal_vsync.o(i.dcs_sw_filter) + dcs_sw_filter 0x00014239 Thumb Code 24 hal_internal_vsync.o(i.dcs_sw_filter) + i.delayMs 0x00014254 Section 0 tau_delay.o(i.delayMs) + i.delayUs 0x0001426c Section 0 tau_delay.o(i.delayUs) + i.drv_ap_rst_trig_edge_detect 0x00014290 Section 0 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + i.drv_chip_info_get_info 0x000142c8 Section 0 drv_chip_info.o(i.drv_chip_info_get_info) + i.drv_chip_info_init 0x000142d4 Section 0 drv_chip_info.o(i.drv_chip_info_init) + i.drv_chip_rx_info_check 0x00014314 Section 0 drv_chip_info.o(i.drv_chip_rx_info_check) + i.drv_chip_rx_init_done 0x000143dc Section 0 drv_chip_info.o(i.drv_chip_rx_init_done) + i.drv_common_enable_systick 0x000143f0 Section 0 drv_common.o(i.drv_common_enable_systick) + i.drv_common_system_init 0x00014448 Section 0 drv_common.o(i.drv_common_system_init) + i.drv_crgu_config_reset_modules 0x00014450 Section 0 drv_crgu.o(i.drv_crgu_config_reset_modules) + i.drv_crgu_set_ahb_pre_div 0x00014460 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + i.drv_crgu_set_ahb_src 0x00014474 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_src) + i.drv_crgu_set_clock 0x00014488 Section 0 drv_crgu.o(i.drv_crgu_set_clock) + i.drv_crgu_set_dpi_mux_src 0x000144a8 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + i.drv_crgu_set_dpi_pre_div 0x000144bc Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + i.drv_crgu_set_dpi_pre_src 0x000144d4 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + i.drv_crgu_set_dsc_core_div 0x000144e8 Section 0 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + i.drv_crgu_set_dsco_src 0x000144fc Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src) + i.drv_crgu_set_dsco_src_div 0x00014510 Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + i.drv_crgu_set_fb_div 0x00014524 Section 0 drv_crgu.o(i.drv_crgu_set_fb_div) + i.drv_crgu_set_fb_src 0x00014538 Section 0 drv_crgu.o(i.drv_crgu_set_fb_src) + i.drv_crgu_set_lcdc_div 0x0001454c Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_div) + i.drv_crgu_set_lcdc_src 0x00014560 Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_src) + i.drv_crgu_set_mipi_cfg_src 0x00014574 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + i.drv_crgu_set_mipi_ref_src 0x00014588 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + i.drv_crgu_set_reset 0x000145a0 Section 0 drv_crgu.o(i.drv_crgu_set_reset) + i.drv_crgu_set_rxbr_div 0x000145b8 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_div) + i.drv_crgu_set_rxbr_src 0x000145cc Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_src) + i.drv_crgu_set_vidc_src 0x000145e0 Section 0 drv_crgu.o(i.drv_crgu_set_vidc_src) + i.drv_dma_clear_flag 0x000145f4 Section 0 drv_dma.o(i.drv_dma_clear_flag) + i.drv_dma_create_handle 0x0001460c Section 0 drv_dma.o(i.drv_dma_create_handle) + i.drv_dma_disenable_channel 0x00014628 Section 0 drv_dma.o(i.drv_dma_disenable_channel) + i.drv_dma_enable_channel 0x00014638 Section 0 drv_dma.o(i.drv_dma_enable_channel) + i.drv_dma_enable_channel_interrupts 0x00014648 Section 0 drv_dma.o(i.drv_dma_enable_channel_interrupts) + i.drv_dma_get_channel_flag 0x0001466c Section 0 drv_dma.o(i.drv_dma_get_channel_flag) + i.drv_dma_irq_handler 0x00014678 Section 0 drv_dma.o(i.drv_dma_irq_handler) + i.drv_dma_prepar_transfer 0x00014708 Section 0 drv_dma.o(i.drv_dma_prepar_transfer) + i.drv_dma_set_burst 0x0001471a Section 0 drv_dma.o(i.drv_dma_set_burst) + i.drv_dma_set_callback 0x00014734 Section 0 drv_dma.o(i.drv_dma_set_callback) + i.drv_dma_set_transfer 0x0001473c Section 0 drv_dma.o(i.drv_dma_set_transfer) + i.drv_dsc_dec_convert_pps_rc_parameter 0x00014780 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + i.drv_dsc_dec_disable 0x000147b6 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_disable) + i.drv_dsc_dec_enable 0x000147c4 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_enable) + i.drv_dsc_dec_get_nslc 0x00014838 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + i.drv_dsc_dec_set_u8_pps 0x00014842 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + i.drv_dsi_rx_calc_ipi_tx_delay 0x0001486c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + i.drv_dsi_rx_enable_irq 0x00014970 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + i.drv_dsi_rx_get_color_bpp 0x000149b0 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + drv_dsi_rx_get_color_bpp 0x000149b1 Thumb Code 62 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + i.drv_dsi_rx_get_color_pcc 0x00014a00 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + drv_dsi_rx_get_color_pcc 0x00014a01 Thumb Code 24 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + i.drv_dsi_rx_get_compression_en 0x00014a1c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + i.drv_dsi_rx_get_max_ret_size 0x00014a24 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + i.drv_dsi_rx_power_up 0x00014a2a Section 0 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + i.drv_dsi_rx_set_ctrl_cfg 0x00014a38 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + i.drv_dsi_rx_set_ddi_cfg 0x00014a58 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + i.drv_dsi_rx_set_inten 0x00014a68 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + i.drv_dsi_rx_set_ipi_cfg 0x00014a6c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + i.drv_dsi_rx_set_lane_swap 0x00014a7c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + i.drv_dsi_rx_set_resp_cnt 0x00014ac2 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + i.drv_dsi_rx_set_up_phy 0x00014ae8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + i.drv_dsi_rx_shut_down 0x00014bf4 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + i.drv_dsi_tx_command_header 0x00014c02 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + i.drv_dsi_tx_command_mode_cfg 0x00014c16 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + i.drv_dsi_tx_command_put_payload 0x00014c82 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + i.drv_dsi_tx_config_eotp 0x00014c86 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + i.drv_dsi_tx_config_int 0x00014c9e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + i.drv_dsi_tx_dpi_lpcmd_time 0x00014ca6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + i.drv_dsi_tx_dpi_mode 0x00014cae Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + i.drv_dsi_tx_dpi_polarity 0x00014cb8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + i.drv_dsi_tx_edpi_cmd_size 0x00014cdc Section 0 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + i.drv_dsi_tx_get_cmd_status 0x00014ce0 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + i.drv_dsi_tx_mode 0x00014ce4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_mode) + i.drv_dsi_tx_phy_clock_lane_auto_lp 0x00014ce8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + i.drv_dsi_tx_phy_clock_lane_req_hs 0x00014d00 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + i.drv_dsi_tx_phy_lane_mode 0x00014d1a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + i.drv_dsi_tx_phy_status_ready 0x00014d26 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + i.drv_dsi_tx_phy_status_stopstate 0x00014d8a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + i.drv_dsi_tx_phy_test_setup 0x00014dc8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + i.drv_dsi_tx_phy_time_cfg 0x00014ed4 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + i.drv_dsi_tx_powerup 0x00014ef2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + i.drv_dsi_tx_response_mode 0x00014efa Section 0 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + i.drv_dsi_tx_set_bta_ack 0x00014f16 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + i.drv_dsi_tx_set_esc_div 0x00014f2e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + i.drv_dsi_tx_set_int 0x00014f3c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + i.drv_dsi_tx_set_time_out_div 0x00014f70 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + i.drv_dsi_tx_set_video_chunk 0x00014f80 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + i.drv_dsi_tx_set_video_timing 0x00014f88 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + i.drv_dsi_tx_shutdown 0x00014faa Section 0 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + i.drv_dsi_tx_timeout_cfg 0x00014fb2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + i.drv_dsi_tx_video_mode_cfg 0x00014fd8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + i.drv_dsi_tx_video_mode_disable_hact_cmd 0x00015082 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + i.drv_dsi_tx_video_mode_set_lp_cmd 0x00015098 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + i.drv_efuse_enter_inactive 0x000150b0 Section 0 drv_efuse.o(i.drv_efuse_enter_inactive) + i.drv_efuse_int_enable 0x000150d0 Section 0 drv_efuse.o(i.drv_efuse_int_enable) + i.drv_efuse_read 0x000150dc Section 0 drv_efuse.o(i.drv_efuse_read) + i.drv_efuse_read_req 0x0001510e Section 0 drv_efuse.o(i.drv_efuse_read_req) + i.drv_gpio_get_input_data 0x00015128 Section 0 drv_gpio.o(i.drv_gpio_get_input_data) + i.drv_gpio_register_ap_reset_callback 0x00015140 Section 0 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + i.drv_gpio_register_callback 0x0001514c Section 0 drv_gpio.o(i.drv_gpio_register_callback) + i.drv_gpio_set_int 0x00015160 Section 0 drv_gpio.o(i.drv_gpio_set_int) + i.drv_gpio_set_ioe 0x000151a4 Section 0 drv_gpio.o(i.drv_gpio_set_ioe) + i.drv_gpio_set_mode0 0x000151c4 Section 0 drv_gpio.o(i.drv_gpio_set_mode0) + i.drv_gpio_set_mode1 0x000151d4 Section 0 drv_gpio.o(i.drv_gpio_set_mode1) + i.drv_gpio_set_mode2 0x000151e4 Section 0 drv_gpio.o(i.drv_gpio_set_mode2) + i.drv_gpio_set_mode3 0x000151f4 Section 0 drv_gpio.o(i.drv_gpio_set_mode3) + i.drv_gpio_set_output_data 0x00015204 Section 0 hal_gpio.o(i.drv_gpio_set_output_data) + drv_gpio_set_output_data 0x00015205 Thumb Code 26 hal_gpio.o(i.drv_gpio_set_output_data) + i.drv_gpio_set_pull_state 0x00015224 Section 0 drv_gpio.o(i.drv_gpio_set_pull_state) + i.drv_i2c_dma_callback 0x00015354 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_callback) + drv_i2c_dma_callback 0x00015355 Thumb Code 40 drv_i2c_dma.o(i.drv_i2c_dma_callback) + i.drv_i2c_dma_init 0x00015388 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_init) + i.drv_i2c_enable_rx_dma 0x00015434 Section 0 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + i.drv_i2c_enable_tx_dma 0x0001544e Section 0 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + i.drv_i2c_m_clear_it_pending_bit 0x00015468 Section 0 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + i.drv_i2c_m_enable 0x000154c8 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable) + i.drv_i2c_m_enable_intr 0x000154d8 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + i.drv_i2c_m_set_callback 0x00015510 Section 0 drv_i2c_master.o(i.drv_i2c_m_set_callback) + i.drv_i2c_master_init 0x0001551c Section 0 drv_i2c_master.o(i.drv_i2c_master_init) + i.drv_i2c_master_read_dma 0x000155a8 Section 0 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + i.drv_i2c_master_write_dma 0x00015604 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + i.drv_i2c_master_write_read_cmd 0x00015640 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + drv_i2c_master_write_read_cmd 0x00015641 Thumb Code 46 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + i.drv_i2c_s_clear_it_pending_bit 0x00015670 Section 0 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + i.drv_i2c_s_enable_intr 0x000156cc Section 0 drv_i2c_slave.o(i.drv_i2c_s_enable_intr) + i.drv_i2c_s_get_fifo_status 0x00015700 Section 0 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + i.drv_i2c_s_set_callback 0x0001571c Section 0 drv_i2c_slave.o(i.drv_i2c_s_set_callback) + i.drv_i2c_s_write_data 0x00015728 Section 0 drv_i2c_slave.o(i.drv_i2c_s_write_data) + i.drv_i2c_set_dma_irq_callback 0x00015748 Section 0 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + i.drv_i2c_slave_init 0x000157a0 Section 0 drv_i2c_slave.o(i.drv_i2c_slave_init) + i.drv_i2c_slave_write_dma 0x000157e4 Section 0 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + i.drv_lcdc_config_bypass 0x00015800 Section 0 drv_lcdc.o(i.drv_lcdc_config_bypass) + i.drv_lcdc_config_ccm 0x00015818 Section 0 drv_lcdc.o(i.drv_lcdc_config_ccm) + i.drv_lcdc_config_disp_mode 0x00015848 Section 0 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + i.drv_lcdc_config_dpi_polarity 0x0001585e Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + i.drv_lcdc_config_dpi_timing 0x00015882 Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + i.drv_lcdc_config_edpi_mode 0x000158a8 Section 0 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + i.drv_lcdc_config_endianness 0x000158be Section 0 drv_lcdc.o(i.drv_lcdc_config_endianness) + i.drv_lcdc_config_input_size 0x000158d4 Section 0 drv_lcdc.o(i.drv_lcdc_config_input_size) + i.drv_lcdc_config_int 0x000158e0 Section 0 drv_lcdc.o(i.drv_lcdc_config_int) + i.drv_lcdc_config_int_single 0x000158fe Section 0 drv_lcdc.o(i.drv_lcdc_config_int_single) + i.drv_lcdc_config_overwrite 0x00015920 Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite) + i.drv_lcdc_config_overwrite_rgb 0x00015942 Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + i.drv_lcdc_config_partial_display_area 0x0001594e Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + i.drv_lcdc_config_partial_display_enable 0x00015968 Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + i.drv_lcdc_config_scale_up_coef 0x0001598a Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + i.drv_lcdc_config_scale_up_step 0x000159a4 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + i.drv_lcdc_config_src_parameter 0x000159b0 Section 0 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + i.drv_lcdc_config_thresh 0x000159fc Section 0 drv_lcdc.o(i.drv_lcdc_config_thresh) + i.drv_lcdc_ctrl_flow 0x00015a02 Section 0 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + i.drv_lcdc_enable_shadow_reg 0x00015a14 Section 0 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + i.drv_lcdc_set_int 0x00015a34 Section 0 drv_lcdc.o(i.drv_lcdc_set_int) + i.drv_lcdc_set_video_hw_mode 0x00015a68 Section 0 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + i.drv_lcdc_start 0x00015a7c Section 0 drv_lcdc.o(i.drv_lcdc_start) + i.drv_memc_clear_status 0x00015a9c Section 0 drv_memc.o(i.drv_memc_clear_status) + i.drv_memc_enable_irq 0x00015aa8 Section 0 drv_memc.o(i.drv_memc_enable_irq) + i.drv_memc_gen_a_tear_signal 0x00015ae8 Section 0 drv_memc.o(i.drv_memc_gen_a_tear_signal) + i.drv_memc_get_status 0x00015af4 Section 0 drv_memc.o(i.drv_memc_get_status) + i.drv_memc_rate_transfer_sel 0x00015b06 Section 0 drv_memc.o(i.drv_memc_rate_transfer_sel) + i.drv_memc_sel_vsync 0x00015b16 Section 0 drv_memc.o(i.drv_memc_sel_vsync) + i.drv_memc_set_active_height 0x00015b24 Section 0 drv_memc.o(i.drv_memc_set_active_height) + i.drv_memc_set_data_mode 0x00015b38 Section 0 drv_memc.o(i.drv_memc_set_data_mode) + i.drv_memc_set_double_buffer 0x00015b44 Section 0 drv_memc.o(i.drv_memc_set_double_buffer) + i.drv_memc_set_double_buffer_reverse 0x00015b54 Section 0 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + i.drv_memc_set_fs_en_conditions 0x00015b66 Section 0 drv_memc.o(i.drv_memc_set_fs_en_conditions) + i.drv_memc_set_inten 0x00015b76 Section 0 drv_memc.o(i.drv_memc_set_inten) + i.drv_memc_set_lcdc_st_conditions 0x00015b8c Section 0 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + i.drv_memc_set_ltpo_mode 0x00015ba4 Section 0 drv_memc.o(i.drv_memc_set_ltpo_mode) + i.drv_memc_set_tear_mode 0x00015bbe Section 0 drv_memc.o(i.drv_memc_set_tear_mode) + i.drv_memc_set_tear_waveform 0x00015bcc Section 0 drv_memc.o(i.drv_memc_set_tear_waveform) + i.drv_memc_set_vidc_sync_cnt 0x00015bf4 Section 0 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + i.drv_param_init_get_ccm 0x00015c04 Section 0 drv_param_init.o(i.drv_param_init_get_ccm) + i.drv_param_init_get_scld_filter_h 0x00015c0c Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + i.drv_param_init_get_scld_filter_v 0x00015c20 Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + i.drv_param_init_get_sclu_filter 0x00015c34 Section 0 drv_param_init.o(i.drv_param_init_get_sclu_filter) + i.drv_param_init_set_ccm 0x00015c3c Section 0 drv_param_init.o(i.drv_param_init_set_ccm) + i.drv_param_p2r_filter_init 0x00015c50 Section 0 drv_param_init.o(i.drv_param_p2r_filter_init) + i.drv_phy_enable_calibration 0x00015c74 Section 0 drv_phy_common.o(i.drv_phy_enable_calibration) + i.drv_phy_get_calibration 0x00015c84 Section 0 drv_phy_common.o(i.drv_phy_get_calibration) + i.drv_phy_get_pll_para 0x00015cc0 Section 0 drv_phy_common.o(i.drv_phy_get_pll_para) + i.drv_phy_get_rate_para 0x00015d20 Section 0 drv_phy_common.o(i.drv_phy_get_rate_para) + i.drv_phy_test_clear 0x00015d74 Section 0 drv_phy_common.o(i.drv_phy_test_clear) + i.drv_phy_test_lock 0x00015d84 Section 0 drv_phy_common.o(i.drv_phy_test_lock) + i.drv_phy_test_write_1_byte 0x00015d9c Section 0 drv_phy_common.o(i.drv_phy_test_write_1_byte) + i.drv_phy_test_write_2_byte 0x00015dbc Section 0 drv_phy_common.o(i.drv_phy_test_write_2_byte) + i.drv_phy_test_write_code 0x00015de2 Section 0 drv_phy_common.o(i.drv_phy_test_write_code) + i.drv_phy_test_write_data 0x00015e00 Section 0 drv_phy_common.o(i.drv_phy_test_write_data) + drv_phy_test_write_data 0x00015e01 Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_data) + i.drv_pwm_out_enable 0x00015e20 Section 0 drv_pwm.o(i.drv_pwm_out_enable) + i.drv_pwm_out_set_control 0x00015e40 Section 0 drv_pwm.o(i.drv_pwm_out_set_control) + i.drv_pwm_out_set_period 0x00015e4c Section 0 drv_pwm.o(i.drv_pwm_out_set_period) + i.drv_pwm_out_set_threshold 0x00015e58 Section 0 drv_pwm.o(i.drv_pwm_out_set_threshold) + i.drv_pwr_set_cp_mode 0x00015e64 Section 0 drv_pwr.o(i.drv_pwr_set_cp_mode) + i.drv_pwr_set_pvd_mode 0x00015e84 Section 0 drv_pwr.o(i.drv_pwr_set_pvd_mode) + i.drv_pwr_set_system_clk_src 0x00015e9c Section 0 drv_pwr.o(i.drv_pwr_set_system_clk_src) + i.drv_rx_phy_test_clear 0x00015ed4 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + drv_rx_phy_test_clear 0x00015ed5 Thumb Code 12 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + i.drv_rx_phy_test_lock 0x00015ee0 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + drv_rx_phy_test_lock 0x00015ee1 Thumb Code 16 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + i.drv_rx_phy_test_write_1_byte 0x00015ef0 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + drv_rx_phy_test_write_1_byte 0x00015ef1 Thumb Code 20 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + i.drv_rx_phy_test_write_2_byte 0x00015f04 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + drv_rx_phy_test_write_2_byte 0x00015f05 Thumb Code 22 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + i.drv_rxbr_clear_pkt_buffer 0x00015f1a Section 0 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + i.drv_rxbr_clear_status0 0x00015f24 Section 0 drv_rxbr.o(i.drv_rxbr_clear_status0) + i.drv_rxbr_enable_irq 0x00015f28 Section 0 drv_rxbr.o(i.drv_rxbr_enable_irq) + i.drv_rxbr_frame_drop_cfg 0x00015f84 Section 0 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + i.drv_rxbr_get_clk 0x00015f98 Section 0 drv_rxbr.o(i.drv_rxbr_get_clk) + i.drv_rxbr_get_col_addr 0x00015fd4 Section 0 drv_rxbr.o(i.drv_rxbr_get_col_addr) + i.drv_rxbr_get_int_source 0x00015fd8 Section 0 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + drv_rxbr_get_int_source 0x00015fd9 Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + i.drv_rxbr_get_page_addr 0x00015fea Section 0 drv_rxbr.o(i.drv_rxbr_get_page_addr) + i.drv_rxbr_get_status0 0x00015fee Section 0 hal_internal_vsync.o(i.drv_rxbr_get_status0) + drv_rxbr_get_status0 0x00015fef Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_status0) + i.drv_rxbr_hline_rcv0_cfg 0x00016000 Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + i.drv_rxbr_hline_rcv_cfg 0x0001600c Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + i.drv_rxbr_register_irq0_callback 0x00016014 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + i.drv_rxbr_register_irq1_callback 0x00016020 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + i.drv_rxbr_set_ack_pkt_header 0x0001602c Section 0 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + i.drv_rxbr_set_cmd_filter 0x00016040 Section 0 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + i.drv_rxbr_set_color_format 0x0001610c Section 0 drv_rxbr.o(i.drv_rxbr_set_color_format) + i.drv_rxbr_set_inten 0x00016120 Section 0 drv_rxbr.o(i.drv_rxbr_set_inten) + i.drv_rxbr_set_ltpo_drop_th 0x00016134 Section 0 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + i.drv_rxbr_set_usr_cfg 0x00016144 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + i.drv_rxbr_set_usr_col 0x0001616a Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_col) + i.drv_rxbr_set_usr_row 0x00016172 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_row) + i.drv_spi_m_read_data 0x0001617c Section 0 drv_spi_master.o(i.drv_spi_m_read_data) + i.drv_swire_enable 0x0001619c Section 0 drv_swire.o(i.drv_swire_enable) + i.drv_swire_set_int 0x000161b8 Section 0 drv_swire.o(i.drv_swire_set_int) + i.drv_swire_set_power_down 0x00016200 Section 0 drv_swire.o(i.drv_swire_set_power_down) + i.drv_sys_cfg_clear_all_int 0x0001621c Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + i.drv_sys_cfg_clear_pending 0x00016228 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + i.drv_sys_cfg_sel_ap_rst_lvl_trig 0x00016250 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + i.drv_sys_cfg_sel_ap_rst_trig 0x00016268 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + i.drv_sys_cfg_sel_gpio_group 0x00016284 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + i.drv_sys_cfg_sel_int_trig 0x000162a8 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + i.drv_sys_cfg_set_dma_rx_req 0x000162cc Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + i.drv_sys_cfg_set_dma_tx_req 0x000162dc Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + i.drv_sys_cfg_set_int 0x000162ec Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + i.drv_timer_clear_status_flags 0x00016310 Section 0 drv_timer.o(i.drv_timer_clear_status_flags) + drv_timer_clear_status_flags 0x00016311 Thumb Code 26 drv_timer.o(i.drv_timer_clear_status_flags) + i.drv_timer_enable 0x0001632a Section 0 drv_timer.o(i.drv_timer_enable) + i.drv_timer_get_instance 0x0001634c Section 0 drv_timer.o(i.drv_timer_get_instance) + i.drv_timer_get_prescaler 0x0001635c Section 0 drv_timer.o(i.drv_timer_get_prescaler) + i.drv_timer_handle_interrupt 0x0001636c Section 0 drv_timer.o(i.drv_timer_handle_interrupt) + drv_timer_handle_interrupt 0x0001636d Thumb Code 54 drv_timer.o(i.drv_timer_handle_interrupt) + i.drv_timer_register_callback 0x000163a8 Section 0 drv_timer.o(i.drv_timer_register_callback) + i.drv_timer_set_compare_val 0x000163bc Section 0 drv_timer.o(i.drv_timer_set_compare_val) + i.drv_timer_set_int 0x000163cc Section 0 drv_timer.o(i.drv_timer_set_int) + i.drv_timer_set_prescaler 0x00016414 Section 0 drv_timer.o(i.drv_timer_set_prescaler) + i.drv_timer_set_repeat 0x0001643c Section 0 drv_timer.o(i.drv_timer_set_repeat) + i.drv_tx_phy_test_clear 0x0001644c Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + drv_tx_phy_test_clear 0x0001644d Thumb Code 10 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + i.drv_tx_phy_test_enter 0x00016456 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + i.drv_tx_phy_test_exit 0x00016472 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + i.drv_tx_phy_test_write_1_byte 0x0001648e Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + drv_tx_phy_test_write_1_byte 0x0001648f Thumb Code 18 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + i.drv_tx_phy_test_write_2_byte 0x000164a0 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + drv_tx_phy_test_write_2_byte 0x000164a1 Thumb Code 20 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + i.drv_tx_phy_test_write_code 0x000164b4 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + drv_tx_phy_test_write_code 0x000164b5 Thumb Code 16 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + i.drv_vidc_clear_irq 0x000164c4 Section 0 drv_vidc.o(i.drv_vidc_clear_irq) + i.drv_vidc_enable 0x000164cc Section 0 drv_vidc.o(i.drv_vidc_enable) + i.drv_vidc_enable_irq 0x000164e4 Section 0 drv_vidc.o(i.drv_vidc_enable_irq) + i.drv_vidc_get_irq_status 0x00016524 Section 0 drv_vidc.o(i.drv_vidc_get_irq_status) + i.drv_vidc_init_module_enable 0x00016538 Section 0 drv_vidc.o(i.drv_vidc_init_module_enable) + i.drv_vidc_register_callback 0x00016560 Section 0 drv_vidc.o(i.drv_vidc_register_callback) + i.drv_vidc_reset 0x0001656c Section 0 drv_vidc.o(i.drv_vidc_reset) + i.drv_vidc_set_dst_parameter 0x00016572 Section 0 drv_vidc.o(i.drv_vidc_set_dst_parameter) + i.drv_vidc_set_irqen 0x000165ae Section 0 drv_vidc.o(i.drv_vidc_set_irqen) + i.drv_vidc_set_mirror 0x000165c2 Section 0 drv_vidc.o(i.drv_vidc_set_mirror) + i.drv_vidc_set_p2r_hcoef0 0x000165d2 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + i.drv_vidc_set_p2r_hinitb 0x000165da Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + i.drv_vidc_set_p2r_hinitr 0x00016600 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + i.drv_vidc_set_pentile_swap 0x00016628 Section 0 drv_vidc.o(i.drv_vidc_set_pentile_swap) + i.drv_vidc_set_pu_ctrl 0x00016640 Section 0 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + i.drv_vidc_set_rotation 0x0001664a Section 0 drv_vidc.o(i.drv_vidc_set_rotation) + i.drv_vidc_set_scld_hcoef0 0x0001665a Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + i.drv_vidc_set_scld_hcoef1 0x00016664 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + i.drv_vidc_set_scld_step 0x0001666e Section 0 drv_vidc.o(i.drv_vidc_set_scld_step) + i.drv_vidc_set_scld_vcoef0 0x00016680 Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + i.drv_vidc_set_scld_vcoef1 0x0001668a Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + i.drv_vidc_set_src_parameter 0x00016694 Section 0 drv_vidc.o(i.drv_vidc_set_src_parameter) + i.drv_wdg_clear_counter 0x000166ac Section 0 drv_wdg.o(i.drv_wdg_clear_counter) + i.drv_wdg_clear_edge_flag 0x000166bc Section 0 drv_wdg.o(i.drv_wdg_clear_edge_flag) + drv_wdg_clear_edge_flag 0x000166bd Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_edge_flag) + i.drv_wdg_read_edge_flag 0x000166cc Section 0 drv_wdg.o(i.drv_wdg_read_edge_flag) + drv_wdg_read_edge_flag 0x000166cd Thumb Code 10 drv_wdg.o(i.drv_wdg_read_edge_flag) + i.drv_wdg_set_int 0x000166dc Section 0 drv_wdg.o(i.drv_wdg_set_int) + i.fls_clr_interrupt_flag 0x00016710 Section 0 drv_fls.o(i.fls_clr_interrupt_flag) + i.fputc 0x0001671a Section 0 tau_log.o(i.fputc) + i.hal_dsi_rx_ctrl_create_handle 0x00016730 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + i.hal_dsi_rx_ctrl_deinit 0x00016760 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + i.hal_dsi_rx_ctrl_dsc_async_handler 0x000167fc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + i.hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016880 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + i.hal_dsi_rx_ctrl_get_max_ret_size 0x000168a8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + i.hal_dsi_rx_ctrl_init 0x000168d0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + i.hal_dsi_rx_ctrl_init_clk 0x00016930 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + hal_dsi_rx_ctrl_init_clk 0x00016931 Thumb Code 232 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + i.hal_dsi_rx_ctrl_init_dsi_rx 0x00016a60 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + hal_dsi_rx_ctrl_init_dsi_rx 0x00016a61 Thumb Code 180 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + i.hal_dsi_rx_ctrl_init_memc 0x00016b34 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + hal_dsi_rx_ctrl_init_memc 0x00016b35 Thumb Code 308 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + i.hal_dsi_rx_ctrl_init_rxbr 0x00016c70 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + hal_dsi_rx_ctrl_init_rxbr 0x00016c71 Thumb Code 288 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + i.hal_dsi_rx_ctrl_init_vidc 0x00016da0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + hal_dsi_rx_ctrl_init_vidc 0x00016da1 Thumb Code 544 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + i.hal_dsi_rx_ctrl_send_ack_cmd 0x00016fcc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + i.hal_dsi_rx_ctrl_set_cus_esc_clk 0x000170bc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) + i.hal_dsi_rx_ctrl_set_cus_sync_line 0x000170e8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + i.hal_dsi_rx_ctrl_set_hw_tear_mode 0x0001711c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + i.hal_dsi_rx_ctrl_set_ipi_cfg 0x00017150 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + hal_dsi_rx_ctrl_set_ipi_cfg 0x00017151 Thumb Code 50 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + i.hal_dsi_rx_ctrl_set_rxbr_clk 0x00017188 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + hal_dsi_rx_ctrl_set_rxbr_clk 0x00017189 Thumb Code 114 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + i.hal_dsi_rx_ctrl_set_sw_tear_mode 0x000171fc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + i.hal_dsi_rx_ctrl_start 0x00017230 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + i.hal_dsi_rx_ctrl_stop 0x0001726c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + i.hal_dsi_rx_ctrl_toggle_resolution 0x000172a8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + i.hal_dsi_tx_calc_video_chunks 0x000172c8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + hal_dsi_tx_calc_video_chunks 0x000172c9 Thumb Code 384 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + i.hal_dsi_tx_config_params_for_lane_rate 0x00017458 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + hal_dsi_tx_config_params_for_lane_rate 0x00017459 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + i.hal_dsi_tx_count_lane_rate 0x0001748c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + hal_dsi_tx_count_lane_rate 0x0001748d Thumb Code 1160 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + i.hal_dsi_tx_ctrl_create_handle 0x0001795c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + i.hal_dsi_tx_ctrl_deinit 0x00017988 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + i.hal_dsi_tx_ctrl_enter_init_panel_mode 0x000179d0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + i.hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017a1c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + i.hal_dsi_tx_ctrl_init 0x00017a44 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + i.hal_dsi_tx_ctrl_init_clk 0x00017b08 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + hal_dsi_tx_ctrl_init_clk 0x00017b09 Thumb Code 36 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + i.hal_dsi_tx_ctrl_panel_reset_pin 0x00017b2c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + i.hal_dsi_tx_ctrl_set_ccm 0x00017b38 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + i.hal_dsi_tx_ctrl_set_overwrite_rgb 0x00017b58 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + i.hal_dsi_tx_ctrl_set_partial_disp 0x00017b6c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + i.hal_dsi_tx_ctrl_set_partial_disp_area 0x00017b7c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + i.hal_dsi_tx_ctrl_start 0x00017ba0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + i.hal_dsi_tx_ctrl_stop 0x00017c0c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + i.hal_dsi_tx_ctrl_write_array_cmd 0x00017c50 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + i.hal_dsi_tx_ctrl_write_cmd 0x00017d28 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + i.hal_dsi_tx_init_data_mode 0x00017dd8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + hal_dsi_tx_init_data_mode 0x00017dd9 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + i.hal_dsi_tx_init_dpi_cfg 0x00017e1c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + hal_dsi_tx_init_dpi_cfg 0x00017e1d Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + i.hal_dsi_tx_init_interrupt 0x00017e4c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + hal_dsi_tx_init_interrupt 0x00017e4d Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + i.hal_dsi_tx_init_phy_cfg 0x00017e6c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + hal_dsi_tx_init_phy_cfg 0x00017e6d Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + i.hal_dsi_tx_init_remains 0x00017e8c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + hal_dsi_tx_init_remains 0x00017e8d Thumb Code 142 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + i.hal_dsi_tx_init_video_mode 0x00017f20 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + hal_dsi_tx_init_video_mode 0x00017f21 Thumb Code 82 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + i.hal_dsi_tx_send_cmd 0x00017f78 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + hal_dsi_tx_send_cmd 0x00017f79 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + i.hal_gpio_ctrl_eint 0x00017fbc Section 0 hal_gpio.o(i.hal_gpio_ctrl_eint) + i.hal_gpio_get_input_data 0x00017fd4 Section 0 hal_gpio.o(i.hal_gpio_get_input_data) + i.hal_gpio_init_eint 0x00017fe8 Section 0 hal_gpio.o(i.hal_gpio_init_eint) + i.hal_gpio_init_input 0x00018028 Section 0 hal_gpio.o(i.hal_gpio_init_input) + i.hal_gpio_init_output 0x00018048 Section 0 hal_gpio.o(i.hal_gpio_init_output) + i.hal_gpio_reg_eint_cb 0x00018070 Section 0 hal_gpio.o(i.hal_gpio_reg_eint_cb) + i.hal_gpio_set_ap_reset_int 0x00018088 Section 0 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + i.hal_gpio_set_mode 0x000180d8 Section 0 hal_gpio.o(i.hal_gpio_set_mode) + i.hal_gpio_set_output_data 0x00018138 Section 0 hal_gpio.o(i.hal_gpio_set_output_data) + i.hal_gpio_set_pull_state 0x00018140 Section 0 hal_gpio.o(i.hal_gpio_set_pull_state) + i.hal_i2c_m_dma_init 0x00018160 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_init) + i.hal_i2c_m_dma_read 0x000181cc Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_read) + i.hal_i2c_m_dma_write 0x000181ec Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_write) + i.hal_i2c_m_transfer_complate 0x00018208 Section 0 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + i.hal_i2c_master_irq_callback 0x00018214 Section 0 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + hal_i2c_master_irq_callback 0x00018215 Thumb Code 24 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + i.hal_i2c_s_dma_user_callback 0x00018234 Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + hal_i2c_s_dma_user_callback 0x00018235 Thumb Code 12 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + i.hal_i2c_s_dma_write 0x00018244 Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + i.hal_i2c_s_init 0x0001827c Section 0 hal_i2c_slave.o(i.hal_i2c_s_init) + i.hal_i2c_s_nonblocking_read 0x000182e8 Section 0 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + i.hal_i2c_s_set_transfer 0x000182fc Section 0 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + i.hal_i2c_slave_irq_callback 0x00018308 Section 0 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + hal_i2c_slave_irq_callback 0x00018309 Thumb Code 304 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + i.hal_internal_init_memc 0x00018454 Section 0 hal_internal_vsync.o(i.hal_internal_init_memc) + i.hal_internal_sync_get_fb_setting 0x00018538 Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + i.hal_internal_sync_input_resolution_change 0x00018548 Section 0 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + i.hal_internal_vsync_deinit 0x0001875c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + i.hal_internal_vsync_get_rx_state 0x00018778 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + i.hal_internal_vsync_get_sync_line 0x00018784 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + i.hal_internal_vsync_get_tx_state 0x0001879c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + i.hal_internal_vsync_init_rx 0x000187a8 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + i.hal_internal_vsync_init_tx 0x000188a4 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + i.hal_internal_vsync_set_auto_hw_filter 0x00018954 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + i.hal_internal_vsync_set_rx_state 0x00018a70 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + i.hal_internal_vsync_set_sync_line 0x00018a84 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + i.hal_internal_vsync_set_tear_mode 0x00018aa0 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + i.hal_internal_vsync_set_tx_state 0x00018ae8 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + i.hal_lcdc_config_ccm 0x00018b28 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + hal_lcdc_config_ccm 0x00018b29 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + i.hal_lcdc_config_remains 0x00018b4c Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + hal_lcdc_config_remains 0x00018b4d Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + i.hal_lcdc_config_rgb_to_pentile 0x00018b94 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + hal_lcdc_config_rgb_to_pentile 0x00018b95 Thumb Code 14 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + i.hal_lcdc_config_upscaler 0x00018ba8 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + hal_lcdc_config_upscaler 0x00018ba9 Thumb Code 348 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + i.hal_lcdc_init_cfg 0x00018d0c Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + hal_lcdc_init_cfg 0x00018d0d Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + i.hal_lcdc_init_clk 0x00018d4c Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + hal_lcdc_init_clk 0x00018d4d Thumb Code 376 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + i.hal_lcdc_init_interrupt 0x00018ecc Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + hal_lcdc_init_interrupt 0x00018ecd Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + i.hal_pwm_out_config_all 0x00018f0c Section 0 hal_pwm.o(i.hal_pwm_out_config_all) + i.hal_pwm_out_init 0x00018f74 Section 0 hal_pwm.o(i.hal_pwm_out_init) + i.hal_spi_m_clear_rxfifo 0x00018f80 Section 0 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + i.hal_swire_deinit 0x00018f8e Section 0 hal_swire.o(i.hal_swire_deinit) + i.hal_swire_open 0x00018fa0 Section 0 hal_swire.o(i.hal_swire_open) + i.hal_system_enable_systick 0x00018fb6 Section 0 hal_system.o(i.hal_system_enable_systick) + i.hal_system_init 0x00018fc0 Section 0 hal_system.o(i.hal_system_init) + i.hal_system_init_console 0x00019048 Section 0 hal_system.o(i.hal_system_init_console) + i.hal_system_set_phy_calibration 0x00019064 Section 0 hal_system.o(i.hal_system_set_phy_calibration) + i.hal_system_set_pvd 0x0001906c Section 0 hal_system.o(i.hal_system_set_pvd) + i.hal_system_set_vcc 0x00019074 Section 0 hal_system.o(i.hal_system_set_vcc) + i.hal_timer_deinit 0x0001907c Section 0 hal_timer.o(i.hal_timer_deinit) + i.hal_timer_init 0x000190aa Section 0 hal_timer.o(i.hal_timer_init) + i.hal_timer_start 0x000190c4 Section 0 hal_timer.o(i.hal_timer_start) + i.hal_timer_stop 0x0001910c Section 0 hal_timer.o(i.hal_timer_stop) + i.hal_uart_init 0x00019134 Section 0 hal_uart.o(i.hal_uart_init) + i.hal_uart_transmit_blocking 0x000191c0 Section 0 hal_uart.o(i.hal_uart_transmit_blocking) + i.handle_init 0x000191d0 Section 0 irq_redirect .o(i.handle_init) + i.init_mipi_tx 0x000192e0 Section 0 ap_demo.o(i.init_mipi_tx) + init_mipi_tx 0x000192e1 Thumb Code 108 ap_demo.o(i.init_mipi_tx) + i.init_panel 0x00019358 Section 0 ap_demo.o(i.init_panel) + init_panel 0x00019359 Thumb Code 148 ap_demo.o(i.init_panel) + i.main 0x000193f4 Section 0 main.o(i.main) + i.open_mipi_rx 0x00019400 Section 0 ap_demo.o(i.open_mipi_rx) + open_mipi_rx 0x00019401 Thumb Code 112 ap_demo.o(i.open_mipi_rx) + i.pps_update_handle 0x0001948c Section 0 ap_demo.o(i.pps_update_handle) + pps_update_handle 0x0001948d Thumb Code 62 ap_demo.o(i.pps_update_handle) + i.rx_get_dcs_packet_data 0x000194f4 Section 0 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + rx_get_dcs_packet_data 0x000194f5 Thumb Code 654 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + i.rx_partial_update 0x000198e8 Section 0 hal_internal_vsync.o(i.rx_partial_update) + rx_partial_update 0x000198e9 Thumb Code 340 hal_internal_vsync.o(i.rx_partial_update) + i.rx_receive_packet 0x00019a4c Section 0 hal_internal_vsync.o(i.rx_receive_packet) + rx_receive_packet 0x00019a4d Thumb Code 128 hal_internal_vsync.o(i.rx_receive_packet) + i.rx_receive_pps 0x00019ad8 Section 0 hal_internal_vsync.o(i.rx_receive_pps) + rx_receive_pps 0x00019ad9 Thumb Code 268 hal_internal_vsync.o(i.rx_receive_pps) + i.rxbr_irq0_callback 0x00019c58 Section 0 hal_internal_vsync.o(i.rxbr_irq0_callback) + rxbr_irq0_callback 0x00019c59 Thumb Code 158 hal_internal_vsync.o(i.rxbr_irq0_callback) + i.rxbr_irq1_callback 0x00019cfc Section 0 hal_internal_vsync.o(i.rxbr_irq1_callback) + rxbr_irq1_callback 0x00019cfd Thumb Code 222 hal_internal_vsync.o(i.rxbr_irq1_callback) + i.soft_gen_te 0x00019e6c Section 0 hal_internal_vsync.o(i.soft_gen_te) + soft_gen_te 0x00019e6d Thumb Code 116 hal_internal_vsync.o(i.soft_gen_te) + i.soft_te_timer_cb 0x00019ef8 Section 0 ap_demo.o(i.soft_te_timer_cb) + soft_te_timer_cb 0x00019ef9 Thumb Code 36 ap_demo.o(i.soft_te_timer_cb) + i.soft_timer3_cb 0x00019f24 Section 0 ap_demo.o(i.soft_timer3_cb) + soft_timer3_cb 0x00019f25 Thumb Code 72 ap_demo.o(i.soft_timer3_cb) + i.sqrt 0x00019fa0 Section 0 sqrt.o(i.sqrt) + i.translate_data 0x00019fe8 Section 0 ap_demo.o(i.translate_data) + i.vidc_callback 0x0001a354 Section 0 hal_internal_vsync.o(i.vidc_callback) + vidc_callback 0x0001a355 Thumb Code 194 hal_internal_vsync.o(i.vidc_callback) + i.vpre_err_reset 0x0001a43c Section 0 hal_internal_vsync.o(i.vpre_err_reset) + vpre_err_reset 0x0001a43d Thumb Code 184 hal_internal_vsync.o(i.vpre_err_reset) + i.vsync_set_te_mode 0x0001a50c Section 0 hal_internal_vsync.o(i.vsync_set_te_mode) + vsync_set_te_mode 0x0001a50d Thumb Code 254 hal_internal_vsync.o(i.vsync_set_te_mode) + .constdata 0x0001a6a8 Section 9268 ap_demo.o(.constdata) + g_cus_rx_dcs_execute_table 0x0001a6a8 Data 108 ap_demo.o(.constdata) + .constdata 0x0001cadc Section 8158 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001eaba Section 1 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001eabb Section 210 hal_gpio.o(.constdata) + s_gpio_map 0x0001eabb Data 120 hal_gpio.o(.constdata) + s_gpio_perf 0x0001eb33 Data 90 hal_gpio.o(.constdata) + .constdata 0x0001eb90 Section 8 drv_param_init.o(.constdata) + .constdata 0x0001eb98 Section 390 drv_phy_common.o(.constdata) + phy_para_mapping_h 0x0001eb98 Data 184 drv_phy_common.o(.constdata) + phy_para_mapping_l 0x0001ec50 Data 128 drv_phy_common.o(.constdata) + phy_data_high_map 0x0001ecd0 Data 48 drv_phy_common.o(.constdata) + phy_data_lp_map 0x0001ed00 Data 30 drv_phy_common.o(.constdata) + .conststring 0x0001ed20 Section 72 hal_dsi_rx_ctrl.o(.conststring) + .conststring 0x0001ed68 Section 308 hal_internal_vsync.o(.conststring) + .ARM.__AT_0x00070100 0x00070100 Section 192 irq_redirect .o(.ARM.__AT_0x00070100) + .data 0x000701d0 Section 48 ap_demo.o(.data) + g_calibration_flag 0x000701d0 Data 1 ap_demo.o(.data) + g_need_enter_sleep_mode 0x000701d1 Data 1 ap_demo.o(.data) + g_exit_sleep_mode 0x000701d2 Data 1 ap_demo.o(.data) + panel_display_done 0x000701d3 Data 1 ap_demo.o(.data) + flag_b1 0x000701d6 Data 1 ap_demo.o(.data) + flag_ca 0x000701d7 Data 1 ap_demo.o(.data) + b3_read_flag 0x000701d9 Data 1 ap_demo.o(.data) + c8_read_flag 0x000701da Data 1 ap_demo.o(.data) + c9_read_flag 0x000701db Data 1 ap_demo.o(.data) + read_flag_5a 0x000701dc Data 1 ap_demo.o(.data) + g_cal_cnt 0x000701de Data 2 ap_demo.o(.data) + read_bl_data 0x000701e2 Data 2 ap_demo.o(.data) + read_bl_data_bak 0x000701e4 Data 2 ap_demo.o(.data) + g_rx_ctrl_handle 0x000701f0 Data 4 ap_demo.o(.data) + g_tx_ctrl_handle 0x000701f4 Data 4 ap_demo.o(.data) + value_reg_df 0x000701f8 Data 4 ap_demo.o(.data) + s20_power_on_flag 0x000701fc Data 4 ap_demo.o(.data) + .data 0x00070200 Section 46 app_tp_transfer.o(.data) + s_spim_write 0x00070200 Data 1 app_tp_transfer.o(.data) + s_screen_int_flag 0x00070201 Data 1 app_tp_transfer.o(.data) + s_phone_reset_flag 0x00070202 Data 1 app_tp_transfer.o(.data) + s_screen_int_transfer_status 0x00070203 Data 1 app_tp_transfer.o(.data) + s_screen_const_transfer_count 0x00070205 Data 1 app_tp_transfer.o(.data) + screen_int_transfer_count 0x00070206 Data 1 app_tp_transfer.o(.data) + screen_int_transfer_buffer_ready 0x00070207 Data 1 app_tp_transfer.o(.data) + .data 0x0007022e Section 230 app_tp_for_custom_s8.o(.data) + app_tp_count 0x00070238 Data 1 app_tp_for_custom_s8.o(.data) + phone_85_flag 0x00070239 Data 1 app_tp_for_custom_s8.o(.data) + phone_F6_flag 0x0007023a Data 1 app_tp_for_custom_s8.o(.data) + phone_E4_flag 0x0007023b Data 1 app_tp_for_custom_s8.o(.data) + phone_72_flag 0x0007023c Data 1 app_tp_for_custom_s8.o(.data) + phone_75_flag 0x0007023d Data 1 app_tp_for_custom_s8.o(.data) + phone_92_flag 0x0007023e Data 1 app_tp_for_custom_s8.o(.data) + phone_74_flag 0x0007023f Data 1 app_tp_for_custom_s8.o(.data) + u16CoordY 0x00070244 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX 0x00070246 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordY_back 0x00070248 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX_back 0x0007024a Data 2 app_tp_for_custom_s8.o(.data) + .data 0x00070314 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070315 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070316 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070317 Section 3 app_tp_for_custom_s8.o(.data) + .data 0x0007031a Section 5 app_tp_for_custom_s8.o(.data) + .data 0x00070320 Section 48 app_tp_for_custom_s8.o(.data) + .data 0x00070350 Section 8 hal_dsi_rx_ctrl.o(.data) + g_hw_auto_filter 0x00070350 Data 1 hal_dsi_rx_ctrl.o(.data) + g_esc_clk 0x00070354 Data 4 hal_dsi_rx_ctrl.o(.data) + .data 0x00070358 Section 1 hal_dsi_tx_ctrl.o(.data) + g_tx_mode 0x00070358 Data 1 hal_dsi_tx_ctrl.o(.data) + .data 0x00070359 Section 1 hal_i2c_master.o(.data) + s_i2c_m_transfer_end 0x00070359 Data 1 hal_i2c_master.o(.data) + .data 0x0007035c Section 28 hal_i2c_slave.o(.data) + s_txbuffer_complate 0x0007035c Data 1 hal_i2c_slave.o(.data) + s_i2c_s_dma_end 0x0007035d Data 1 hal_i2c_slave.o(.data) + s_i2c_s_receive_cnt 0x0007035e Data 1 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer 0x00070360 Data 4 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer_size 0x00070364 Data 4 hal_i2c_slave.o(.data) + hal_i2c_s_callback 0x00070368 Data 4 hal_i2c_slave.o(.data) + s_receive_count 0x0007036c Data 4 hal_i2c_slave.o(.data) + s_tx_buffer_t 0x00070370 Data 4 hal_i2c_slave.o(.data) + tx_sum 0x00070374 Data 4 hal_i2c_slave.o(.data) + .data 0x00070378 Section 18 norflash.o(.data) + tmprg 0x00070380 Data 4 norflash.o(.data) + .data 0x0007038c Section 12 drv_common.o(.data) + s_my_tick 0x0007038c Data 4 drv_common.o(.data) + .data 0x00070398 Section 4 drv_gpio.o(.data) + g_ap_reset_cb 0x00070398 Data 4 drv_gpio.o(.data) + .data 0x0007039c Section 8 drv_i2c_dma.o(.data) + i2c0_dma_callback 0x0007039c Data 4 drv_i2c_dma.o(.data) + i2c1_dma_callback 0x000703a0 Data 4 drv_i2c_dma.o(.data) + .data 0x000703a4 Section 4 drv_i2c_master.o(.data) + i2c1_intr_callback 0x000703a4 Data 4 drv_i2c_master.o(.data) + .data 0x000703a8 Section 8 drv_i2c_slave.o(.data) + i2c0_intr_callback 0x000703a8 Data 4 drv_i2c_slave.o(.data) + .data 0x000703b0 Section 1188 drv_param_init.o(.data) + .data 0x00070854 Section 12 drv_pwm.o(.data) + s_pwm_type 0x00070854 Data 1 drv_pwm.o(.data) + s_pwm_cb 0x00070858 Data 8 drv_pwm.o(.data) + .data 0x00070860 Section 4 drv_spi_master.o(.data) + SPIM_intr_callback 0x00070860 Data 4 drv_spi_master.o(.data) + .data 0x00070864 Section 8 drv_swire.o(.data) + s_swire_cb 0x00070864 Data 8 drv_swire.o(.data) + .data 0x0007086c Section 1 drv_sys_cfg.o(.data) + sg_ap_rstn_trigger_type 0x0007086c Data 1 drv_sys_cfg.o(.data) + .data 0x00070870 Section 80 drv_timer.o(.data) + sg_timer_info 0x00070870 Data 80 drv_timer.o(.data) + .data 0x000708c0 Section 4 hal_internal_vsync.o(.data) + sg_cur_te_info 0x000708c0 Data 4 hal_internal_vsync.o(.data) + .data 0x000708c4 Section 8 drv_rxbr.o(.data) + .data 0x000708cc Section 4 drv_vidc.o(.data) + .data 0x000708d0 Section 1 drv_phy_common.o(.data) + g_phy_calibration 0x000708d0 Data 1 drv_phy_common.o(.data) + .data 0x000708d4 Section 12 drv_chip_info.o(.data) + sg_chip_info 0x000708d4 Data 4 drv_chip_info.o(.data) + sg_chip_function 0x000708d8 Data 4 drv_chip_info.o(.data) + sg_chip_encrypt 0x000708dc Data 4 drv_chip_info.o(.data) + .data 0x000708e0 Section 8 drv_uart.o(.data) + s_UartFcrReg 0x000708e0 Data 4 drv_uart.o(.data) + uart_userData 0x000708e4 Data 4 drv_uart.o(.data) + .data 0x000708e8 Section 12 drv_wdg.o(.data) + sg_wdg_repeat 0x000708e8 Data 1 drv_wdg.o(.data) + sg_wdg_cb 0x000708ec Data 8 drv_wdg.o(.data) + .data 0x000708f4 Section 4 stdout.o(.data) + .data 0x000708f8 Section 4 errno.o(.data) + _errno 0x000708f8 Data 4 errno.o(.data) + .bss 0x000708fc Section 400 app_tp_transfer.o(.bss) + s_screen_read_buffer 0x000708fc Data 200 app_tp_transfer.o(.bss) + s_phone_read_buffer 0x000709c4 Data 200 app_tp_transfer.o(.bss) + .bss 0x00070a8c Section 192 hal_dsi_rx_ctrl.o(.bss) + g_rx_ctrl_handle 0x00070a8c Data 192 hal_dsi_rx_ctrl.o(.bss) + .bss 0x00070b4c Section 72 hal_dsi_tx_ctrl.o(.bss) + g_tx_ctrl_handle 0x00070b4c Data 72 hal_dsi_tx_ctrl.o(.bss) + .bss 0x00070b94 Section 256 tau_log.o(.bss) + .bss 0x00070c94 Section 208 hal_uart.o(.bss) + .bss 0x00070d64 Section 28 drv_dma.o(.bss) + s_dma_handle 0x00070d64 Data 28 drv_dma.o(.bss) + .bss 0x00070d80 Section 64 drv_gpio.o(.bss) + s_gpio_cb 0x00070d80 Data 64 drv_gpio.o(.bss) + .bss 0x00070dc0 Section 320 drv_i2c_dma.o(.bss) + i2c0_dma_slave_handle 0x00070dc0 Data 160 drv_i2c_dma.o(.bss) + i2c1_dma_master_handle 0x00070e60 Data 160 drv_i2c_dma.o(.bss) + .bss 0x00070f00 Section 2392 hal_internal_vsync.o(.bss) + g_imm_buffer 0x00071738 Data 255 hal_internal_vsync.o(.bss) + sg_te_info 0x00071838 Data 12 hal_internal_vsync.o(.bss) + g_imm_packet 0x00071844 Data 20 hal_internal_vsync.o(.bss) + .bss 0x00071858 Section 4144 dcs_packet_fifo.o(.bss) + .bss 0x00072888 Section 32 hal_spi_slave.o(.bss) + STACK 0x000728a8 Section 4096 startup_armcm0.o(STACK) + + Global Symbols + + Symbol Name Value Ov Type Size Object(Section) + + BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEJ$EBA8$MICROLIB$REQ8$PRES8$EABIv2 0x00000000 Number 0 anon$$obj.o ABSOLUTE + __ARM_use_no_argv 0x00000000 Number 0 main.o ABSOLUTE + _printf_a 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_c 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_charcount 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_d 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_e 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_f 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_flags 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_g 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_i 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_int_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_l 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ll 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lld 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lli 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llo 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llu 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llx 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_oct 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ls 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_mbtowc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_n 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_o 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_p 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_percent 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_pre_padding 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_return_value 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_s 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_sizespec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_str 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_signed 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_unsigned 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_u 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wctomb 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_widthprec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_x 0x00000000 Number 0 stubs.o ABSOLUTE + __cpp_initialize__aeabi_ - Undefined Weak Reference + __cxa_finalize - Undefined Weak Reference + _clock_init - Undefined Weak Reference + _microlib_exit - Undefined Weak Reference + __Vectors_Size 0x000000c0 Number 0 startup_armcm0.o ABSOLUTE + __Vectors 0x00010000 Data 4 startup_armcm0.o(RESET) + __Vectors_End 0x000100c0 Data 0 startup_armcm0.o(RESET) + __main 0x000100c1 Thumb Code 0 entry.o(.ARM.Collect$$$$00000000) + _main_stk 0x000100c1 Thumb Code 0 entry2.o(.ARM.Collect$$$$00000001) + _main_scatterload 0x000100c5 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + __main_after_scatterload 0x000100c9 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + _main_clock 0x000100c9 Thumb Code 0 entry7b.o(.ARM.Collect$$$$00000008) + _main_cpp_init 0x000100c9 Thumb Code 0 entry8b.o(.ARM.Collect$$$$0000000A) + _main_init 0x000100c9 Thumb Code 0 entry9a.o(.ARM.Collect$$$$0000000B) + __rt_final_cpp 0x000100d1 Thumb Code 0 entry10a.o(.ARM.Collect$$$$0000000D) + __rt_final_exit 0x000100d1 Thumb Code 0 entry11a.o(.ARM.Collect$$$$0000000F) + Reset_Handler 0x000100d5 Thumb Code 28 startup_armcm0.o(.text) + NMI_Handler 0x000100f1 Thumb Code 2 startup_armcm0.o(.text) + SVC_Handler 0x000100f5 Thumb Code 2 startup_armcm0.o(.text) + PendSV_Handler 0x000100f7 Thumb Code 2 startup_armcm0.o(.text) + OTP_IRQn_Handler 0x00010123 Thumb Code 2 startup_armcm0.o(.text) + PVD_IRQn_Handler 0x00010127 Thumb Code 2 startup_armcm0.o(.text) + __aeabi_uidiv 0x0001014d Thumb Code 0 uidiv.o(.text) + __aeabi_uidivmod 0x0001014d Thumb Code 44 uidiv.o(.text) + __aeabi_idiv 0x00010179 Thumb Code 0 idiv.o(.text) + __aeabi_idivmod 0x00010179 Thumb Code 40 idiv.o(.text) + __aeabi_memcpy 0x000101a1 Thumb Code 36 memcpya.o(.text) + __aeabi_memcpy4 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memcpy8 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memset 0x000101c5 Thumb Code 14 memseta.o(.text) + __aeabi_memset4 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memset8 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memclr 0x000101d3 Thumb Code 4 memseta.o(.text) + __aeabi_memclr4 0x000101d3 Thumb Code 0 memseta.o(.text) + __aeabi_memclr8 0x000101d3 Thumb Code 0 memseta.o(.text) + _memset$wrapper 0x000101d7 Thumb Code 18 memseta.o(.text) + __aeabi_fadd 0x000101e9 Thumb Code 162 fadd.o(.text) + __aeabi_fsub 0x0001028b Thumb Code 8 fadd.o(.text) + __aeabi_frsub 0x00010293 Thumb Code 8 fadd.o(.text) + __aeabi_fmul 0x0001029b Thumb Code 122 fmul.o(.text) + __aeabi_fdiv 0x00010315 Thumb Code 124 fdiv.o(.text) + __ARM_scalbnf 0x00010391 Thumb Code 24 fscalb.o(.text) + scalbnf 0x00010391 Thumb Code 0 fscalb.o(.text) + __aeabi_dadd 0x000103a9 Thumb Code 328 dadd.o(.text) + __aeabi_dsub 0x000104f1 Thumb Code 12 dadd.o(.text) + __aeabi_drsub 0x000104fd Thumb Code 12 dadd.o(.text) + __aeabi_dmul 0x0001050d Thumb Code 202 dmul.o(.text) + __aeabi_ddiv 0x000105dd Thumb Code 234 ddiv.o(.text) + __aeabi_i2f 0x000106cd Thumb Code 22 fflti.o(.text) + __aeabi_ui2f 0x000106e3 Thumb Code 14 ffltui.o(.text) + __aeabi_ui2d 0x000106f1 Thumb Code 24 dfltui.o(.text) + __aeabi_f2iz 0x0001070d Thumb Code 50 ffixi.o(.text) + __aeabi_f2uiz 0x0001073f Thumb Code 40 ffixui.o(.text) + __aeabi_d2iz 0x00010769 Thumb Code 62 dfixi.o(.text) + __aeabi_d2uiz 0x000107b1 Thumb Code 50 dfixui.o(.text) + __aeabi_f2d 0x000107ed Thumb Code 40 f2d.o(.text) + __aeabi_cdcmpeq 0x00010815 Thumb Code 0 cdcmple.o(.text) + __aeabi_cdcmple 0x00010815 Thumb Code 38 cdcmple.o(.text) + __aeabi_cfrcmple 0x0001083d Thumb Code 20 cfrcmple.o(.text) + __aeabi_uldivmod 0x00010851 Thumb Code 96 uldiv.o(.text) + __aeabi_llsl 0x000108b1 Thumb Code 32 llshl.o(.text) + _ll_shift_l 0x000108b1 Thumb Code 0 llshl.o(.text) + __aeabi_llsr 0x000108d1 Thumb Code 34 llushr.o(.text) + _ll_ushift_r 0x000108d1 Thumb Code 0 llushr.o(.text) + __aeabi_lasr 0x000108f3 Thumb Code 38 llsshr.o(.text) + _ll_sshift_r 0x000108f3 Thumb Code 0 llsshr.o(.text) + __I$use$fp 0x00010919 Thumb Code 0 iusefp.o(.text) + _float_round 0x00010919 Thumb Code 16 fepilogue.o(.text) + _float_epilogue 0x00010929 Thumb Code 114 fepilogue.o(.text) + _double_round 0x0001099b Thumb Code 26 depilogue.o(.text) + _double_epilogue 0x000109b5 Thumb Code 164 depilogue.o(.text) + _dsqrt 0x00010a59 Thumb Code 162 dsqrt.o(.text) + __aeabi_d2ulz 0x00010afd Thumb Code 54 dfixul.o(.text) + __aeabi_cdrcmple 0x00010b3d Thumb Code 38 cdrcmple.o(.text) + __scatterload 0x00010b65 Thumb Code 28 init.o(.text) + __scatterload_rt2 0x00010b65 Thumb Code 0 init.o(.text) + __decompress 0x00010b89 Thumb Code 0 __dczerorl2.o(.text) + __decompress1 0x00010b89 Thumb Code 86 __dczerorl2.o(.text) + ADC_IRQn_Handler 0x00010be1 Thumb Code 18 irq_redirect .o(i.ADC_IRQn_Handler) + AP_NRESET_IRQn_Handler 0x00010bf9 Thumb Code 18 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + DMA_IRQn_Handler 0x00010c11 Thumb Code 14 irq_redirect .o(i.DMA_IRQn_Handler) + EXTI_INT0_IRQn_Handler 0x00010c25 Thumb Code 22 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + EXTI_INT1_IRQn_Handler 0x00010c41 Thumb Code 22 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + EXTI_INT2_IRQn_Handler 0x00010c5d Thumb Code 22 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + EXTI_INT3_IRQn_Handler 0x00010c79 Thumb Code 22 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + EXTI_INT4_IRQn_Handler 0x00010c95 Thumb Code 22 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + EXTI_INT5_IRQn_Handler 0x00010cb1 Thumb Code 22 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + EXTI_INT6_IRQn_Handler 0x00010ccd Thumb Code 22 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + EXTI_INT7_IRQn_Handler 0x00010ce9 Thumb Code 22 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + FLSCTRL_IRQn_Handler 0x00010d05 Thumb Code 14 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + Gpio_swire_output 0x00010d19 Thumb Code 78 ap_demo.o(i.Gpio_swire_output) + HardFault_Handler 0x00010d69 Thumb Code 14 irq_redirect .o(i.HardFault_Handler) + I2C0_IRQn_Handler 0x00010d7d Thumb Code 18 irq_redirect .o(i.I2C0_IRQn_Handler) + I2C1_IRQn_Handler 0x00010d95 Thumb Code 18 irq_redirect .o(i.I2C1_IRQn_Handler) + LCDC_IRQn_Handler 0x00010dad Thumb Code 18 irq_redirect .o(i.LCDC_IRQn_Handler) + LOG_printf 0x00010dc5 Thumb Code 30 tau_log.o(i.LOG_printf) + MEMC_IRQn_Handler 0x00010ded Thumb Code 18 irq_redirect .o(i.MEMC_IRQn_Handler) + MIPI_RX_IRQn_Handler 0x00010e05 Thumb Code 18 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + MIPI_TX_IRQn_Handler 0x00010e1d Thumb Code 18 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + PWMDET_IRQn_Handler 0x00010e35 Thumb Code 22 irq_redirect .o(i.PWMDET_IRQn_Handler) + PWM_Task 0x00010e51 Thumb Code 44 ap_demo.o(i.PWM_Task) + S20_Start_init 0x00010e81 Thumb Code 282 app_tp_transfer.o(i.S20_Start_init) + SPIM_IRQn_Handler 0x00010fb5 Thumb Code 22 irq_redirect .o(i.SPIM_IRQn_Handler) + SPIS_IRQn_Handler 0x00010fd1 Thumb Code 22 irq_redirect .o(i.SPIS_IRQn_Handler) + UART_DisableDma 0x00010fed Thumb Code 2 drv_uart.o(i.UART_DisableDma) + UART_GetInstance 0x00010fef Thumb Code 4 drv_uart.o(i.UART_GetInstance) + __scatterload_copy 0x00010ff3 Thumb Code 14 handlers.o(i.__scatterload_copy) + s_RAM_CK 0x00011000 Data 20 drv_common.o(.ARM.__at_0x11000) + SWIRE_IRQn_Handler 0x00011015 Thumb Code 22 irq_redirect .o(i.SWIRE_IRQn_Handler) + SysTick_Handler 0x00011031 Thumb Code 18 irq_redirect .o(i.SysTick_Handler) + TIMER0_IRQn_Handler 0x00011049 Thumb Code 18 irq_redirect .o(i.TIMER0_IRQn_Handler) + TIMER1_IRQn_Handler 0x00011061 Thumb Code 18 irq_redirect .o(i.TIMER1_IRQn_Handler) + TIMER2_IRQn_Handler 0x00011079 Thumb Code 18 irq_redirect .o(i.TIMER2_IRQn_Handler) + TIMER3_IRQn_Handler 0x00011091 Thumb Code 18 irq_redirect .o(i.TIMER3_IRQn_Handler) + UART0_IRQ_Handle 0x000110a9 Thumb Code 20 drv_uart.o(i.UART0_IRQ_Handle) + UART_IRQn_Handler 0x000110c5 Thumb Code 18 irq_redirect .o(i.UART_IRQn_Handler) + UART_ResetRxFIFO 0x000110dd Thumb Code 32 drv_uart.o(i.UART_ResetRxFIFO) + UART_SetBaudRate 0x00011101 Thumb Code 72 drv_uart.o(i.UART_SetBaudRate) + UART_SwitchSCLK 0x00011149 Thumb Code 26 drv_uart.o(i.UART_SwitchSCLK) + UART_TransferHandleIRQ 0x00011163 Thumb Code 308 drv_uart.o(i.UART_TransferHandleIRQ) + UART_WriteBlocking 0x00011297 Thumb Code 26 drv_uart.o(i.UART_WriteBlocking) + UART_init 0x000112b1 Thumb Code 182 drv_uart.o(i.UART_init) + VIDC_IRQn_Handler 0x0001136d Thumb Code 18 irq_redirect .o(i.VIDC_IRQn_Handler) + VPRE_IRQn_Handler 0x00011385 Thumb Code 18 irq_redirect .o(i.VPRE_IRQn_Handler) + WDG_IRQn_Handler 0x0001139d Thumb Code 18 irq_redirect .o(i.WDG_IRQn_Handler) + __0printf 0x000113b5 Thumb Code 24 printfa.o(i.__0printf) + __1printf 0x000113b5 Thumb Code 0 printfa.o(i.__0printf) + __2printf 0x000113b5 Thumb Code 0 printfa.o(i.__0printf) + __c89printf 0x000113b5 Thumb Code 0 printfa.o(i.__0printf) + printf 0x000113b5 Thumb Code 0 printfa.o(i.__0printf) + __0vsprintf 0x000113d5 Thumb Code 30 printfa.o(i.__0vsprintf) + __1vsprintf 0x000113d5 Thumb Code 0 printfa.o(i.__0vsprintf) + __2vsprintf 0x000113d5 Thumb Code 0 printfa.o(i.__0vsprintf) + __c89vsprintf 0x000113d5 Thumb Code 0 printfa.o(i.__0vsprintf) + vsprintf 0x000113d5 Thumb Code 0 printfa.o(i.__0vsprintf) + __ARM_clz 0x000113f9 Thumb Code 46 depilogue.o(i.__ARM_clz) + __ARM_common_switch8 0x00011427 Thumb Code 26 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + __scatterload_null 0x00011505 Thumb Code 2 handlers.o(i.__scatterload_null) + __scatterload_zeroinit 0x00011507 Thumb Code 14 handlers.o(i.__scatterload_zeroinit) + __set_errno 0x00011515 Thumb Code 6 errno.o(i.__set_errno) + ap_demo 0x00012375 Thumb Code 346 ap_demo.o(i.ap_demo) + ap_tp_calibration 0x0001283d Thumb Code 170 app_tp_transfer.o(i.ap_tp_calibration) + app_ADC_IRQn_Handler 0x000128ed Thumb Code 22 drv_rxbr.o(i.app_ADC_IRQn_Handler) + app_AP_NRESET_IRQn_Handler 0x00012909 Thumb Code 32 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + app_EXTI_INT0_IRQn_Handler 0x0001292d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + app_EXTI_INT1_IRQn_Handler 0x00012949 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + app_EXTI_INT2_IRQn_Handler 0x00012965 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + app_EXTI_INT3_IRQn_Handler 0x00012981 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + app_EXTI_INT4_IRQn_Handler 0x0001299d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + app_EXTI_INT5_IRQn_Handler 0x000129b9 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + app_EXTI_INT6_IRQn_Handler 0x000129d5 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + app_EXTI_INT7_IRQn_Handler 0x000129f1 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + app_HardFault_Handler 0x00012a0d Thumb Code 12 drv_common.o(i.app_HardFault_Handler) + app_I2C0_IRQn_Handler 0x00012a55 Thumb Code 8 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + app_I2C1_IRQn_Handler 0x00012a65 Thumb Code 8 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + app_LCDC_IRQn_Handler 0x00012a75 Thumb Code 98 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + app_MEMC_IRQn_Handler 0x00012b55 Thumb Code 132 drv_memc.o(i.app_MEMC_IRQn_Handler) + app_MIPI_RX_IRQn_Handler 0x00012bdd Thumb Code 232 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + app_MIPI_TX_IRQn_Handler 0x00012e75 Thumb Code 56 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + app_PWMDET_IRQn_Handler 0x00012f15 Thumb Code 62 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + app_SPIM_IRQn_Handler 0x00012f5d Thumb Code 34 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + app_SPIS_IRQn_Handler 0x00012f8d Thumb Code 500 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + app_SWIRE_IRQn_Handler 0x0001318d Thumb Code 28 drv_swire.o(i.app_SWIRE_IRQn_Handler) + app_SysTick_Handler 0x000131ad Thumb Code 20 drv_common.o(i.app_SysTick_Handler) + app_TIMER0_IRQn_Handler 0x000131c5 Thumb Code 10 drv_timer.o(i.app_TIMER0_IRQn_Handler) + app_TIMER1_IRQn_Handler 0x000131cf Thumb Code 10 drv_timer.o(i.app_TIMER1_IRQn_Handler) + app_TIMER2_IRQn_Handler 0x000131d9 Thumb Code 10 drv_timer.o(i.app_TIMER2_IRQn_Handler) + app_TIMER3_IRQn_Handler 0x000131e3 Thumb Code 10 drv_timer.o(i.app_TIMER3_IRQn_Handler) + app_UART_IRQn_Handler 0x000131ed Thumb Code 8 drv_uart.o(i.app_UART_IRQn_Handler) + app_VIDC_IRQn_Handler 0x000131f5 Thumb Code 22 drv_vidc.o(i.app_VIDC_IRQn_Handler) + app_VPRE_IRQn_Handler 0x00013211 Thumb Code 22 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + app_WDG_IRQn_Handler 0x0001322d Thumb Code 52 drv_wdg.o(i.app_WDG_IRQn_Handler) + app_dma_irq_handler 0x00013265 Thumb Code 10 drv_dma.o(i.app_dma_irq_handler) + app_fls_ctrl_Handler 0x00013275 Thumb Code 38 norflash.o(i.app_fls_ctrl_Handler) + app_tp_I2C_init 0x000132a5 Thumb Code 26 app_tp_transfer.o(i.app_tp_I2C_init) + app_tp_calibration_exec 0x000132c9 Thumb Code 38 ap_demo.o(i.app_tp_calibration_exec) + app_tp_init 0x00013355 Thumb Code 66 app_tp_transfer.o(i.app_tp_init) + app_tp_phone_analysis_data 0x000133d1 Thumb Code 820 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + app_tp_phone_clear_reset_on 0x00013739 Thumb Code 8 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + app_tp_s_read 0x00013745 Thumb Code 8 app_tp_transfer.o(i.app_tp_s_read) + app_tp_s_write 0x0001374d Thumb Code 8 app_tp_transfer.o(i.app_tp_s_write) + app_tp_screen_analysis_int 0x00013755 Thumb Code 710 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + app_tp_screen_init 0x00013a25 Thumb Code 42 app_tp_transfer.o(i.app_tp_screen_init) + app_tp_transfer_screen_int 0x00013aa1 Thumb Code 228 app_tp_transfer.o(i.app_tp_transfer_screen_int) + app_tp_transfer_screen_start 0x00013b95 Thumb Code 18 app_tp_transfer.o(i.app_tp_transfer_screen_start) + board_Init 0x00013bad Thumb Code 30 board.o(i.board_Init) + ceil 0x00013fdd Thumb Code 180 ceil.o(i.ceil) + dcs_packet_fifo_alloc 0x00014161 Thumb Code 80 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + dcs_packet_fifo_init 0x000141b9 Thumb Code 18 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + dcs_packet_free_fifo_header 0x000141d1 Thumb Code 60 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + dcs_packet_get_fifo_header 0x00014215 Thumb Code 26 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + delayMs 0x00014255 Thumb Code 24 tau_delay.o(i.delayMs) + delayUs 0x0001426d Thumb Code 34 tau_delay.o(i.delayUs) + drv_ap_rst_trig_edge_detect 0x00014291 Thumb Code 46 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + drv_chip_info_get_info 0x000142c9 Thumb Code 6 drv_chip_info.o(i.drv_chip_info_get_info) + drv_chip_info_init 0x000142d5 Thumb Code 56 drv_chip_info.o(i.drv_chip_info_init) + drv_chip_rx_info_check 0x00014315 Thumb Code 122 drv_chip_info.o(i.drv_chip_rx_info_check) + drv_chip_rx_init_done 0x000143dd Thumb Code 16 drv_chip_info.o(i.drv_chip_rx_init_done) + drv_common_enable_systick 0x000143f1 Thumb Code 70 drv_common.o(i.drv_common_enable_systick) + drv_common_system_init 0x00014449 Thumb Code 8 drv_common.o(i.drv_common_system_init) + drv_crgu_config_reset_modules 0x00014451 Thumb Code 10 drv_crgu.o(i.drv_crgu_config_reset_modules) + drv_crgu_set_ahb_pre_div 0x00014461 Thumb Code 14 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + drv_crgu_set_ahb_src 0x00014475 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_ahb_src) + drv_crgu_set_clock 0x00014489 Thumb Code 26 drv_crgu.o(i.drv_crgu_set_clock) + drv_crgu_set_dpi_mux_src 0x000144a9 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + drv_crgu_set_dpi_pre_div 0x000144bd Thumb Code 18 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + drv_crgu_set_dpi_pre_src 0x000144d5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + drv_crgu_set_dsc_core_div 0x000144e9 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + drv_crgu_set_dsco_src 0x000144fd Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src) + drv_crgu_set_dsco_src_div 0x00014511 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + drv_crgu_set_fb_div 0x00014525 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_div) + drv_crgu_set_fb_src 0x00014539 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_src) + drv_crgu_set_lcdc_div 0x0001454d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_div) + drv_crgu_set_lcdc_src 0x00014561 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_src) + drv_crgu_set_mipi_cfg_src 0x00014575 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + drv_crgu_set_mipi_ref_src 0x00014589 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + drv_crgu_set_reset 0x000145a1 Thumb Code 20 drv_crgu.o(i.drv_crgu_set_reset) + drv_crgu_set_rxbr_div 0x000145b9 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_div) + drv_crgu_set_rxbr_src 0x000145cd Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_src) + drv_crgu_set_vidc_src 0x000145e1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_vidc_src) + drv_dma_clear_flag 0x000145f5 Thumb Code 24 drv_dma.o(i.drv_dma_clear_flag) + drv_dma_create_handle 0x0001460d Thumb Code 22 drv_dma.o(i.drv_dma_create_handle) + drv_dma_disenable_channel 0x00014629 Thumb Code 16 drv_dma.o(i.drv_dma_disenable_channel) + drv_dma_enable_channel 0x00014639 Thumb Code 16 drv_dma.o(i.drv_dma_enable_channel) + drv_dma_enable_channel_interrupts 0x00014649 Thumb Code 32 drv_dma.o(i.drv_dma_enable_channel_interrupts) + drv_dma_get_channel_flag 0x0001466d Thumb Code 12 drv_dma.o(i.drv_dma_get_channel_flag) + drv_dma_irq_handler 0x00014679 Thumb Code 138 drv_dma.o(i.drv_dma_irq_handler) + drv_dma_prepar_transfer 0x00014709 Thumb Code 18 drv_dma.o(i.drv_dma_prepar_transfer) + drv_dma_set_burst 0x0001471b Thumb Code 26 drv_dma.o(i.drv_dma_set_burst) + drv_dma_set_callback 0x00014735 Thumb Code 6 drv_dma.o(i.drv_dma_set_callback) + drv_dma_set_transfer 0x0001473d Thumb Code 62 drv_dma.o(i.drv_dma_set_transfer) + drv_dsc_dec_convert_pps_rc_parameter 0x00014781 Thumb Code 54 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + drv_dsc_dec_disable 0x000147b7 Thumb Code 12 drv_dsc_dec.o(i.drv_dsc_dec_disable) + drv_dsc_dec_enable 0x000147c5 Thumb Code 88 drv_dsc_dec.o(i.drv_dsc_dec_enable) + drv_dsc_dec_get_nslc 0x00014839 Thumb Code 10 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + drv_dsc_dec_set_u8_pps 0x00014843 Thumb Code 40 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + drv_dsi_rx_calc_ipi_tx_delay 0x0001486d Thumb Code 244 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + drv_dsi_rx_enable_irq 0x00014971 Thumb Code 58 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + drv_dsi_rx_get_compression_en 0x00014a1d Thumb Code 8 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + drv_dsi_rx_get_max_ret_size 0x00014a25 Thumb Code 6 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + drv_dsi_rx_power_up 0x00014a2b Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + drv_dsi_rx_set_ctrl_cfg 0x00014a39 Thumb Code 32 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + drv_dsi_rx_set_ddi_cfg 0x00014a59 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + drv_dsi_rx_set_inten 0x00014a69 Thumb Code 4 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + drv_dsi_rx_set_ipi_cfg 0x00014a6d Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + drv_dsi_rx_set_lane_swap 0x00014a7d Thumb Code 70 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + drv_dsi_rx_set_resp_cnt 0x00014ac3 Thumb Code 38 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + drv_dsi_rx_set_up_phy 0x00014ae9 Thumb Code 258 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + drv_dsi_rx_shut_down 0x00014bf5 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + drv_dsi_tx_command_header 0x00014c03 Thumb Code 20 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + drv_dsi_tx_command_mode_cfg 0x00014c17 Thumb Code 108 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + drv_dsi_tx_command_put_payload 0x00014c83 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + drv_dsi_tx_config_eotp 0x00014c87 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + drv_dsi_tx_config_int 0x00014c9f Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + drv_dsi_tx_dpi_lpcmd_time 0x00014ca7 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + drv_dsi_tx_dpi_mode 0x00014caf Thumb Code 10 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + drv_dsi_tx_dpi_polarity 0x00014cb9 Thumb Code 36 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + drv_dsi_tx_edpi_cmd_size 0x00014cdd Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + drv_dsi_tx_get_cmd_status 0x00014ce1 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + drv_dsi_tx_mode 0x00014ce5 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_mode) + drv_dsi_tx_phy_clock_lane_auto_lp 0x00014ce9 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + drv_dsi_tx_phy_clock_lane_req_hs 0x00014d01 Thumb Code 26 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + drv_dsi_tx_phy_lane_mode 0x00014d1b Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + drv_dsi_tx_phy_status_ready 0x00014d27 Thumb Code 100 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + drv_dsi_tx_phy_status_stopstate 0x00014d8b Thumb Code 62 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + drv_dsi_tx_phy_test_setup 0x00014dc9 Thumb Code 268 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + drv_dsi_tx_phy_time_cfg 0x00014ed5 Thumb Code 30 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + drv_dsi_tx_powerup 0x00014ef3 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + drv_dsi_tx_response_mode 0x00014efb Thumb Code 28 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + drv_dsi_tx_set_bta_ack 0x00014f17 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + drv_dsi_tx_set_esc_div 0x00014f2f Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + drv_dsi_tx_set_int 0x00014f3d Thumb Code 46 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + drv_dsi_tx_set_time_out_div 0x00014f71 Thumb Code 16 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + drv_dsi_tx_set_video_chunk 0x00014f81 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + drv_dsi_tx_set_video_timing 0x00014f89 Thumb Code 34 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + drv_dsi_tx_shutdown 0x00014fab Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + drv_dsi_tx_timeout_cfg 0x00014fb3 Thumb Code 38 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + drv_dsi_tx_video_mode_cfg 0x00014fd9 Thumb Code 170 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + drv_dsi_tx_video_mode_disable_hact_cmd 0x00015083 Thumb Code 22 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + drv_dsi_tx_video_mode_set_lp_cmd 0x00015099 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + drv_efuse_enter_inactive 0x000150b1 Thumb Code 32 drv_efuse.o(i.drv_efuse_enter_inactive) + drv_efuse_int_enable 0x000150d1 Thumb Code 12 drv_efuse.o(i.drv_efuse_int_enable) + drv_efuse_read 0x000150dd Thumb Code 50 drv_efuse.o(i.drv_efuse_read) + drv_efuse_read_req 0x0001510f Thumb Code 24 drv_efuse.o(i.drv_efuse_read_req) + drv_gpio_get_input_data 0x00015129 Thumb Code 20 drv_gpio.o(i.drv_gpio_get_input_data) + drv_gpio_register_ap_reset_callback 0x00015141 Thumb Code 6 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + drv_gpio_register_callback 0x0001514d Thumb Code 14 drv_gpio.o(i.drv_gpio_register_callback) + drv_gpio_set_int 0x00015161 Thumb Code 62 drv_gpio.o(i.drv_gpio_set_int) + drv_gpio_set_ioe 0x000151a5 Thumb Code 26 drv_gpio.o(i.drv_gpio_set_ioe) + drv_gpio_set_mode0 0x000151c5 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode0) + drv_gpio_set_mode1 0x000151d5 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode1) + drv_gpio_set_mode2 0x000151e5 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode2) + drv_gpio_set_mode3 0x000151f5 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode3) + drv_gpio_set_pull_state 0x00015225 Thumb Code 298 drv_gpio.o(i.drv_gpio_set_pull_state) + drv_i2c_dma_init 0x00015389 Thumb Code 146 drv_i2c_dma.o(i.drv_i2c_dma_init) + drv_i2c_enable_rx_dma 0x00015435 Thumb Code 26 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + drv_i2c_enable_tx_dma 0x0001544f Thumb Code 24 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + drv_i2c_m_clear_it_pending_bit 0x00015469 Thumb Code 86 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + drv_i2c_m_enable 0x000154c9 Thumb Code 10 drv_i2c_master.o(i.drv_i2c_m_enable) + drv_i2c_m_enable_intr 0x000154d9 Thumb Code 42 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + drv_i2c_m_set_callback 0x00015511 Thumb Code 6 drv_i2c_master.o(i.drv_i2c_m_set_callback) + drv_i2c_master_init 0x0001551d Thumb Code 118 drv_i2c_master.o(i.drv_i2c_master_init) + drv_i2c_master_read_dma 0x000155a9 Thumb Code 82 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + drv_i2c_master_write_dma 0x00015605 Thumb Code 50 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + drv_i2c_s_clear_it_pending_bit 0x00015671 Thumb Code 84 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + drv_i2c_s_enable_intr 0x000156cd Thumb Code 40 drv_i2c_slave.o(i.drv_i2c_s_enable_intr) + drv_i2c_s_get_fifo_status 0x00015701 Thumb Code 22 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + drv_i2c_s_set_callback 0x0001571d Thumb Code 6 drv_i2c_slave.o(i.drv_i2c_s_set_callback) + drv_i2c_s_write_data 0x00015729 Thumb Code 26 drv_i2c_slave.o(i.drv_i2c_s_write_data) + drv_i2c_set_dma_irq_callback 0x00015749 Thumb Code 68 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + drv_i2c_slave_init 0x000157a1 Thumb Code 60 drv_i2c_slave.o(i.drv_i2c_slave_init) + drv_i2c_slave_write_dma 0x000157e5 Thumb Code 18 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + drv_lcdc_config_bypass 0x00015801 Thumb Code 24 drv_lcdc.o(i.drv_lcdc_config_bypass) + drv_lcdc_config_ccm 0x00015819 Thumb Code 48 drv_lcdc.o(i.drv_lcdc_config_ccm) + drv_lcdc_config_disp_mode 0x00015849 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + drv_lcdc_config_dpi_polarity 0x0001585f Thumb Code 36 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + drv_lcdc_config_dpi_timing 0x00015883 Thumb Code 38 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + drv_lcdc_config_edpi_mode 0x000158a9 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + drv_lcdc_config_endianness 0x000158bf Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_endianness) + drv_lcdc_config_input_size 0x000158d5 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_input_size) + drv_lcdc_config_int 0x000158e1 Thumb Code 30 drv_lcdc.o(i.drv_lcdc_config_int) + drv_lcdc_config_int_single 0x000158ff Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_int_single) + drv_lcdc_config_overwrite 0x00015921 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_overwrite) + drv_lcdc_config_overwrite_rgb 0x00015943 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + drv_lcdc_config_partial_display_area 0x0001594f Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + drv_lcdc_config_partial_display_enable 0x00015969 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + drv_lcdc_config_scale_up_coef 0x0001598b Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + drv_lcdc_config_scale_up_step 0x000159a5 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + drv_lcdc_config_src_parameter 0x000159b1 Thumb Code 76 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + drv_lcdc_config_thresh 0x000159fd Thumb Code 6 drv_lcdc.o(i.drv_lcdc_config_thresh) + drv_lcdc_ctrl_flow 0x00015a03 Thumb Code 18 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + drv_lcdc_enable_shadow_reg 0x00015a15 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + drv_lcdc_set_int 0x00015a35 Thumb Code 46 drv_lcdc.o(i.drv_lcdc_set_int) + drv_lcdc_set_video_hw_mode 0x00015a69 Thumb Code 20 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + drv_lcdc_start 0x00015a7d Thumb Code 32 drv_lcdc.o(i.drv_lcdc_start) + drv_memc_clear_status 0x00015a9d Thumb Code 12 drv_memc.o(i.drv_memc_clear_status) + drv_memc_enable_irq 0x00015aa9 Thumb Code 58 drv_memc.o(i.drv_memc_enable_irq) + drv_memc_gen_a_tear_signal 0x00015ae9 Thumb Code 12 drv_memc.o(i.drv_memc_gen_a_tear_signal) + drv_memc_get_status 0x00015af5 Thumb Code 18 drv_memc.o(i.drv_memc_get_status) + drv_memc_rate_transfer_sel 0x00015b07 Thumb Code 16 drv_memc.o(i.drv_memc_rate_transfer_sel) + drv_memc_sel_vsync 0x00015b17 Thumb Code 14 drv_memc.o(i.drv_memc_sel_vsync) + drv_memc_set_active_height 0x00015b25 Thumb Code 14 drv_memc.o(i.drv_memc_set_active_height) + drv_memc_set_data_mode 0x00015b39 Thumb Code 12 drv_memc.o(i.drv_memc_set_data_mode) + drv_memc_set_double_buffer 0x00015b45 Thumb Code 16 drv_memc.o(i.drv_memc_set_double_buffer) + drv_memc_set_double_buffer_reverse 0x00015b55 Thumb Code 18 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + drv_memc_set_fs_en_conditions 0x00015b67 Thumb Code 16 drv_memc.o(i.drv_memc_set_fs_en_conditions) + drv_memc_set_inten 0x00015b77 Thumb Code 20 drv_memc.o(i.drv_memc_set_inten) + drv_memc_set_lcdc_st_conditions 0x00015b8d Thumb Code 18 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + drv_memc_set_ltpo_mode 0x00015ba5 Thumb Code 26 drv_memc.o(i.drv_memc_set_ltpo_mode) + drv_memc_set_tear_mode 0x00015bbf Thumb Code 14 drv_memc.o(i.drv_memc_set_tear_mode) + drv_memc_set_tear_waveform 0x00015bcd Thumb Code 34 drv_memc.o(i.drv_memc_set_tear_waveform) + drv_memc_set_vidc_sync_cnt 0x00015bf5 Thumb Code 14 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + drv_param_init_get_ccm 0x00015c05 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_ccm) + drv_param_init_get_scld_filter_h 0x00015c0d Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + drv_param_init_get_scld_filter_v 0x00015c21 Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + drv_param_init_get_sclu_filter 0x00015c35 Thumb Code 4 drv_param_init.o(i.drv_param_init_get_sclu_filter) + drv_param_init_set_ccm 0x00015c3d Thumb Code 14 drv_param_init.o(i.drv_param_init_set_ccm) + drv_param_p2r_filter_init 0x00015c51 Thumb Code 30 drv_param_init.o(i.drv_param_p2r_filter_init) + drv_phy_enable_calibration 0x00015c75 Thumb Code 12 drv_phy_common.o(i.drv_phy_enable_calibration) + drv_phy_get_calibration 0x00015c85 Thumb Code 50 drv_phy_common.o(i.drv_phy_get_calibration) + drv_phy_get_pll_para 0x00015cc1 Thumb Code 88 drv_phy_common.o(i.drv_phy_get_pll_para) + drv_phy_get_rate_para 0x00015d21 Thumb Code 76 drv_phy_common.o(i.drv_phy_get_rate_para) + drv_phy_test_clear 0x00015d75 Thumb Code 16 drv_phy_common.o(i.drv_phy_test_clear) + drv_phy_test_lock 0x00015d85 Thumb Code 24 drv_phy_common.o(i.drv_phy_test_lock) + drv_phy_test_write_1_byte 0x00015d9d Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_1_byte) + drv_phy_test_write_2_byte 0x00015dbd Thumb Code 38 drv_phy_common.o(i.drv_phy_test_write_2_byte) + drv_phy_test_write_code 0x00015de3 Thumb Code 30 drv_phy_common.o(i.drv_phy_test_write_code) + drv_pwm_out_enable 0x00015e21 Thumb Code 26 drv_pwm.o(i.drv_pwm_out_enable) + drv_pwm_out_set_control 0x00015e41 Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_control) + drv_pwm_out_set_period 0x00015e4d Thumb Code 6 drv_pwm.o(i.drv_pwm_out_set_period) + drv_pwm_out_set_threshold 0x00015e59 Thumb Code 8 drv_pwm.o(i.drv_pwm_out_set_threshold) + drv_pwr_set_cp_mode 0x00015e65 Thumb Code 26 drv_pwr.o(i.drv_pwr_set_cp_mode) + drv_pwr_set_pvd_mode 0x00015e85 Thumb Code 18 drv_pwr.o(i.drv_pwr_set_pvd_mode) + drv_pwr_set_system_clk_src 0x00015e9d Thumb Code 44 drv_pwr.o(i.drv_pwr_set_system_clk_src) + drv_rxbr_clear_pkt_buffer 0x00015f1b Thumb Code 10 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + drv_rxbr_clear_status0 0x00015f25 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_clear_status0) + drv_rxbr_enable_irq 0x00015f29 Thumb Code 90 drv_rxbr.o(i.drv_rxbr_enable_irq) + drv_rxbr_frame_drop_cfg 0x00015f85 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + drv_rxbr_get_clk 0x00015f99 Thumb Code 44 drv_rxbr.o(i.drv_rxbr_get_clk) + drv_rxbr_get_col_addr 0x00015fd5 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_col_addr) + drv_rxbr_get_page_addr 0x00015feb Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_page_addr) + drv_rxbr_hline_rcv0_cfg 0x00016001 Thumb Code 12 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + drv_rxbr_hline_rcv_cfg 0x0001600d Thumb Code 8 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + drv_rxbr_register_irq0_callback 0x00016015 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + drv_rxbr_register_irq1_callback 0x00016021 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + drv_rxbr_set_ack_pkt_header 0x0001602d Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + drv_rxbr_set_cmd_filter 0x00016041 Thumb Code 204 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + drv_rxbr_set_color_format 0x0001610d Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_color_format) + drv_rxbr_set_inten 0x00016121 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_inten) + drv_rxbr_set_ltpo_drop_th 0x00016135 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + drv_rxbr_set_usr_cfg 0x00016145 Thumb Code 38 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + drv_rxbr_set_usr_col 0x0001616b Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_col) + drv_rxbr_set_usr_row 0x00016173 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_row) + drv_spi_m_read_data 0x0001617d Thumb Code 28 drv_spi_master.o(i.drv_spi_m_read_data) + drv_swire_enable 0x0001619d Thumb Code 24 drv_swire.o(i.drv_swire_enable) + drv_swire_set_int 0x000161b9 Thumb Code 64 drv_swire.o(i.drv_swire_set_int) + drv_swire_set_power_down 0x00016201 Thumb Code 24 drv_swire.o(i.drv_swire_set_power_down) + drv_sys_cfg_clear_all_int 0x0001621d Thumb Code 8 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + drv_sys_cfg_clear_pending 0x00016229 Thumb Code 32 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + drv_sys_cfg_sel_ap_rst_lvl_trig 0x00016251 Thumb Code 18 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + drv_sys_cfg_sel_ap_rst_trig 0x00016269 Thumb Code 22 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + drv_sys_cfg_sel_gpio_group 0x00016285 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + drv_sys_cfg_sel_int_trig 0x000162a9 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + drv_sys_cfg_set_dma_rx_req 0x000162cd Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + drv_sys_cfg_set_dma_tx_req 0x000162dd Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + drv_sys_cfg_set_int 0x000162ed Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + drv_timer_enable 0x0001632b Thumb Code 32 drv_timer.o(i.drv_timer_enable) + drv_timer_get_instance 0x0001634d Thumb Code 10 drv_timer.o(i.drv_timer_get_instance) + drv_timer_get_prescaler 0x0001635d Thumb Code 12 drv_timer.o(i.drv_timer_get_prescaler) + drv_timer_register_callback 0x000163a9 Thumb Code 14 drv_timer.o(i.drv_timer_register_callback) + drv_timer_set_compare_val 0x000163bd Thumb Code 16 drv_timer.o(i.drv_timer_set_compare_val) + drv_timer_set_int 0x000163cd Thumb Code 68 drv_timer.o(i.drv_timer_set_int) + drv_timer_set_prescaler 0x00016415 Thumb Code 36 drv_timer.o(i.drv_timer_set_prescaler) + drv_timer_set_repeat 0x0001643d Thumb Code 12 drv_timer.o(i.drv_timer_set_repeat) + drv_tx_phy_test_enter 0x00016457 Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + drv_tx_phy_test_exit 0x00016473 Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + drv_vidc_clear_irq 0x000164c5 Thumb Code 8 drv_vidc.o(i.drv_vidc_clear_irq) + drv_vidc_enable 0x000164cd Thumb Code 24 drv_vidc.o(i.drv_vidc_enable) + drv_vidc_enable_irq 0x000164e5 Thumb Code 58 drv_vidc.o(i.drv_vidc_enable_irq) + drv_vidc_get_irq_status 0x00016525 Thumb Code 18 drv_vidc.o(i.drv_vidc_get_irq_status) + drv_vidc_init_module_enable 0x00016539 Thumb Code 36 drv_vidc.o(i.drv_vidc_init_module_enable) + drv_vidc_register_callback 0x00016561 Thumb Code 6 drv_vidc.o(i.drv_vidc_register_callback) + drv_vidc_reset 0x0001656d Thumb Code 6 drv_vidc.o(i.drv_vidc_reset) + drv_vidc_set_dst_parameter 0x00016573 Thumb Code 60 drv_vidc.o(i.drv_vidc_set_dst_parameter) + drv_vidc_set_irqen 0x000165af Thumb Code 20 drv_vidc.o(i.drv_vidc_set_irqen) + drv_vidc_set_mirror 0x000165c3 Thumb Code 16 drv_vidc.o(i.drv_vidc_set_mirror) + drv_vidc_set_p2r_hcoef0 0x000165d3 Thumb Code 8 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + drv_vidc_set_p2r_hinitb 0x000165db Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + drv_vidc_set_p2r_hinitr 0x00016601 Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + drv_vidc_set_pentile_swap 0x00016629 Thumb Code 18 drv_vidc.o(i.drv_vidc_set_pentile_swap) + drv_vidc_set_pu_ctrl 0x00016641 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + drv_vidc_set_rotation 0x0001664b Thumb Code 16 drv_vidc.o(i.drv_vidc_set_rotation) + drv_vidc_set_scld_hcoef0 0x0001665b Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + drv_vidc_set_scld_hcoef1 0x00016665 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + drv_vidc_set_scld_step 0x0001666f Thumb Code 18 drv_vidc.o(i.drv_vidc_set_scld_step) + drv_vidc_set_scld_vcoef0 0x00016681 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + drv_vidc_set_scld_vcoef1 0x0001668b Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + drv_vidc_set_src_parameter 0x00016695 Thumb Code 22 drv_vidc.o(i.drv_vidc_set_src_parameter) + drv_wdg_clear_counter 0x000166ad Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_counter) + drv_wdg_set_int 0x000166dd Thumb Code 48 drv_wdg.o(i.drv_wdg_set_int) + fls_clr_interrupt_flag 0x00016711 Thumb Code 10 drv_fls.o(i.fls_clr_interrupt_flag) + fputc 0x0001671b Thumb Code 20 tau_log.o(i.fputc) + hal_dsi_rx_ctrl_create_handle 0x00016731 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + hal_dsi_rx_ctrl_deinit 0x00016761 Thumb Code 148 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + hal_dsi_rx_ctrl_dsc_async_handler 0x000167fd Thumb Code 120 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016881 Thumb Code 32 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + hal_dsi_rx_ctrl_get_max_ret_size 0x000168a9 Thumb Code 30 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + hal_dsi_rx_ctrl_init 0x000168d1 Thumb Code 88 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + hal_dsi_rx_ctrl_send_ack_cmd 0x00016fcd Thumb Code 212 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + hal_dsi_rx_ctrl_set_cus_esc_clk 0x000170bd Thumb Code 34 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) + hal_dsi_rx_ctrl_set_cus_sync_line 0x000170e9 Thumb Code 44 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + hal_dsi_rx_ctrl_set_hw_tear_mode 0x0001711d Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) + hal_dsi_rx_ctrl_set_sw_tear_mode 0x000171fd Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + hal_dsi_rx_ctrl_start 0x00017231 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + hal_dsi_rx_ctrl_stop 0x0001726d Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + hal_dsi_rx_ctrl_toggle_resolution 0x000172a9 Thumb Code 28 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + hal_dsi_tx_ctrl_create_handle 0x0001795d Thumb Code 34 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + hal_dsi_tx_ctrl_deinit 0x00017989 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + hal_dsi_tx_ctrl_enter_init_panel_mode 0x000179d1 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017a1d Thumb Code 32 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + hal_dsi_tx_ctrl_init 0x00017a45 Thumb Code 188 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + hal_dsi_tx_ctrl_panel_reset_pin 0x00017b2d Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + hal_dsi_tx_ctrl_set_ccm 0x00017b39 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + hal_dsi_tx_ctrl_set_overwrite_rgb 0x00017b59 Thumb Code 16 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + hal_dsi_tx_ctrl_set_partial_disp 0x00017b6d Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + hal_dsi_tx_ctrl_set_partial_disp_area 0x00017b7d Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + hal_dsi_tx_ctrl_start 0x00017ba1 Thumb Code 94 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + hal_dsi_tx_ctrl_stop 0x00017c0d Thumb Code 54 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + hal_dsi_tx_ctrl_write_array_cmd 0x00017c51 Thumb Code 210 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + hal_dsi_tx_ctrl_write_cmd 0x00017d29 Thumb Code 172 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + hal_gpio_ctrl_eint 0x00017fbd Thumb Code 18 hal_gpio.o(i.hal_gpio_ctrl_eint) + hal_gpio_get_input_data 0x00017fd5 Thumb Code 18 hal_gpio.o(i.hal_gpio_get_input_data) + hal_gpio_init_eint 0x00017fe9 Thumb Code 58 hal_gpio.o(i.hal_gpio_init_eint) + hal_gpio_init_input 0x00018029 Thumb Code 28 hal_gpio.o(i.hal_gpio_init_input) + hal_gpio_init_output 0x00018049 Thumb Code 34 hal_gpio.o(i.hal_gpio_init_output) + hal_gpio_reg_eint_cb 0x00018071 Thumb Code 20 hal_gpio.o(i.hal_gpio_reg_eint_cb) + hal_gpio_set_ap_reset_int 0x00018089 Thumb Code 76 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + hal_gpio_set_mode 0x000180d9 Thumb Code 90 hal_gpio.o(i.hal_gpio_set_mode) + hal_gpio_set_output_data 0x00018139 Thumb Code 8 hal_gpio.o(i.hal_gpio_set_output_data) + hal_gpio_set_pull_state 0x00018141 Thumb Code 26 hal_gpio.o(i.hal_gpio_set_pull_state) + hal_i2c_m_dma_init 0x00018161 Thumb Code 92 hal_i2c_master.o(i.hal_i2c_m_dma_init) + hal_i2c_m_dma_read 0x000181cd Thumb Code 26 hal_i2c_master.o(i.hal_i2c_m_dma_read) + hal_i2c_m_dma_write 0x000181ed Thumb Code 24 hal_i2c_master.o(i.hal_i2c_m_dma_write) + hal_i2c_m_transfer_complate 0x00018209 Thumb Code 6 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + hal_i2c_s_dma_write 0x00018245 Thumb Code 46 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + hal_i2c_s_init 0x0001827d Thumb Code 86 hal_i2c_slave.o(i.hal_i2c_s_init) + hal_i2c_s_nonblocking_read 0x000182e9 Thumb Code 14 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + hal_i2c_s_set_transfer 0x000182fd Thumb Code 6 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + hal_internal_init_memc 0x00018455 Thumb Code 146 hal_internal_vsync.o(i.hal_internal_init_memc) + hal_internal_sync_get_fb_setting 0x00018539 Thumb Code 12 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + hal_internal_sync_input_resolution_change 0x00018549 Thumb Code 418 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + hal_internal_vsync_deinit 0x0001875d Thumb Code 24 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + hal_internal_vsync_get_rx_state 0x00018779 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + hal_internal_vsync_get_sync_line 0x00018785 Thumb Code 18 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + hal_internal_vsync_get_tx_state 0x0001879d Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + hal_internal_vsync_init_rx 0x000187a9 Thumb Code 220 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + hal_internal_vsync_init_tx 0x000188a5 Thumb Code 172 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + hal_internal_vsync_set_auto_hw_filter 0x00018955 Thumb Code 222 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + hal_internal_vsync_set_rx_state 0x00018a71 Thumb Code 16 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + hal_internal_vsync_set_sync_line 0x00018a85 Thumb Code 22 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + hal_internal_vsync_set_tear_mode 0x00018aa1 Thumb Code 64 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + hal_internal_vsync_set_tx_state 0x00018ae9 Thumb Code 54 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + hal_pwm_out_config_all 0x00018f0d Thumb Code 100 hal_pwm.o(i.hal_pwm_out_config_all) + hal_pwm_out_init 0x00018f75 Thumb Code 12 hal_pwm.o(i.hal_pwm_out_init) + hal_spi_m_clear_rxfifo 0x00018f81 Thumb Code 14 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + hal_swire_deinit 0x00018f8f Thumb Code 18 hal_swire.o(i.hal_swire_deinit) + hal_swire_open 0x00018fa1 Thumb Code 22 hal_swire.o(i.hal_swire_open) + hal_system_enable_systick 0x00018fb7 Thumb Code 8 hal_system.o(i.hal_system_enable_systick) + hal_system_init 0x00018fc1 Thumb Code 104 hal_system.o(i.hal_system_init) + hal_system_init_console 0x00019049 Thumb Code 28 hal_system.o(i.hal_system_init_console) + hal_system_set_phy_calibration 0x00019065 Thumb Code 8 hal_system.o(i.hal_system_set_phy_calibration) + hal_system_set_pvd 0x0001906d Thumb Code 8 hal_system.o(i.hal_system_set_pvd) + hal_system_set_vcc 0x00019075 Thumb Code 8 hal_system.o(i.hal_system_set_vcc) + hal_timer_deinit 0x0001907d Thumb Code 46 hal_timer.o(i.hal_timer_deinit) + hal_timer_init 0x000190ab Thumb Code 26 hal_timer.o(i.hal_timer_init) + hal_timer_start 0x000190c5 Thumb Code 66 hal_timer.o(i.hal_timer_start) + hal_timer_stop 0x0001910d Thumb Code 40 hal_timer.o(i.hal_timer_stop) + hal_uart_init 0x00019135 Thumb Code 126 hal_uart.o(i.hal_uart_init) + hal_uart_transmit_blocking 0x000191c1 Thumb Code 12 hal_uart.o(i.hal_uart_transmit_blocking) + handle_init 0x000191d1 Thumb Code 140 irq_redirect .o(i.handle_init) + main 0x000193f5 Thumb Code 10 main.o(i.main) + sqrt 0x00019fa1 Thumb Code 66 sqrt.o(i.sqrt) + translate_data 0x00019fe9 Thumb Code 858 ap_demo.o(i.translate_data) + panel_init_code 0x0001a714 Data 9160 ap_demo.o(.constdata) + phone_data_21 0x0001cadc Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_55 0x0001cadd Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_85_0 0x0001cade Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_92_1 0x0001cadf Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_1 0x0001cae0 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_2 0x0001cae1 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_3 0x0001cae2 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_4 0x0001cae3 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_52 0x0001cae4 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_92_3 0x0001cae7 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_A3 0x0001caea Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A4 0x0001caee Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A5 0x0001caf2 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_AF 0x0001caf6 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_F1 0x0001cafa Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_22 0x0001cafe Data 5 app_tp_for_custom_s8.o(.constdata) + phone_data_92_2 0x0001cb03 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_1 0x0001cb09 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_2 0x0001cb0f Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_3 0x0001cb15 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_4 0x0001cb1b Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_60_1 0x0001cb21 Data 16 app_tp_for_custom_s8.o(.constdata) + phone_data_23 0x0001cb31 Data 11 app_tp_for_custom_s8.o(.constdata) + phone_data_85_2 0x0001cb3c Data 28 app_tp_for_custom_s8.o(.constdata) + phone_data_90 0x0001cb58 Data 10 app_tp_for_custom_s8.o(.constdata) + phone_data_72_3 0x0001cb62 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_5 0x0001d02a Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_13 0x0001d4f2 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_75_1 0x0001d9ba Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_00 0x0001dc26 Data 660 app_tp_for_custom_s8.o(.constdata) + phone_data_75_FF 0x0001deba Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_3 0x0001dfda Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_6 0x0001e246 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_7 0x0001e4b2 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_08 0x0001e71e Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_11 0x0001e83e Data 620 app_tp_for_custom_s8.o(.constdata) + sleep_on 0x0001eaaa Data 16 app_tp_for_custom_s8.o(.constdata) + screen_reg_start_data_size 0x0001eaba Data 1 app_tp_for_custom_s8.o(.constdata) + Region$$Table$$Base 0x0001ee9c Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x0001eecc Number 0 anon$$obj.o(Region$$Table) + g_fun_handle 0x00070100 Data 192 irq_redirect .o(.ARM.__AT_0x00070100) + phone_start_flag 0x000701d4 Data 1 ap_demo.o(.data) + phone_DisplayOFF_flag 0x000701d5 Data 1 ap_demo.o(.data) + panel_mode 0x000701d8 Data 1 ap_demo.o(.data) + phone_DisplayOFF_count 0x000701e0 Data 2 ap_demo.o(.data) + value_reg_b1 0x000701e6 Data 2 ap_demo.o(.data) + value_reg_ca 0x000701e8 Data 2 ap_demo.o(.data) + panel_r 0x000701ea Data 2 ap_demo.o(.data) + panel_g 0x000701ec Data 2 ap_demo.o(.data) + panel_b 0x000701ee Data 2 ap_demo.o(.data) + s_screen_init_complate 0x00070204 Data 1 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data1 0x00070208 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data3 0x0007020b Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data4 0x0007020e Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data2 0x00070211 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data3 0x00070214 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data6 0x00070217 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data7 0x0007021a Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data8 0x0007021d Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data4 0x00070220 Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data5 0x00070224 Data 4 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data2 0x00070228 Data 6 app_tp_transfer.o(.data) + phone_data_E4 0x0007022e Data 1 app_tp_for_custom_s8.o(.data) + tp_flag 0x0007022f Data 1 app_tp_for_custom_s8.o(.data) + g_phone_output_int_pad 0x00070230 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_in 0x00070231 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_count 0x00070232 Data 1 app_tp_for_custom_s8.o(.data) + sleep_double_EN 0x00070233 Data 1 app_tp_for_custom_s8.o(.data) + Flag_EA_EN 0x00070234 Data 1 app_tp_for_custom_s8.o(.data) + Flag_touch_count 0x00070235 Data 1 app_tp_for_custom_s8.o(.data) + touchnum_bak 0x00070236 Data 1 app_tp_for_custom_s8.o(.data) + Flag_blacklight_EN 0x00070237 Data 1 app_tp_for_custom_s8.o(.data) + phone_data_B1 0x00070240 Data 2 app_tp_for_custom_s8.o(.data) + phone_data_30 0x00070242 Data 2 app_tp_for_custom_s8.o(.data) + phone_reg_coord_back 0x0007024c Data 200 app_tp_for_custom_s8.o(.data) + g_screen_input_rst_pad 0x00070314 Data 1 app_tp_for_custom_s8.o(.data) + g_screen_input_int_pad 0x00070315 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_1 0x00070316 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_2 0x00070317 Data 3 app_tp_for_custom_s8.o(.data) + screen_data_write_3 0x0007031a Data 5 app_tp_for_custom_s8.o(.data) + screen_reg_int_data 0x00070320 Data 48 app_tp_for_custom_s8.o(.data) + g_fls_w_cmd 0x00070378 Data 1 norflash.o(.data) + g_fls_r_cmd 0x00070379 Data 1 norflash.o(.data) + g_fls_write_en_status 0x0007037a Data 1 norflash.o(.data) + isFlsTransferEnd 0x0007037b Data 1 norflash.o(.data) + isFlsFifoReq 0x0007037c Data 1 norflash.o(.data) + isNandWriteCompleted 0x0007037d Data 1 norflash.o(.data) + isNandReadCompleted 0x0007037e Data 1 norflash.o(.data) + g_fls_error_info 0x00070384 Data 6 norflash.o(.data) + g_systick_cb_func 0x00070390 Data 4 drv_common.o(.data) + g_system_clock 0x00070394 Data 4 drv_common.o(.data) + tx_byte_num 0x000703ac Data 4 drv_i2c_slave.o(.data) + g_scld_fhd_filter_h 0x000703b0 Data 256 drv_param_init.o(.data) + g_scld_fhd_filter_v 0x000704b0 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_h 0x000705b0 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_v 0x000706b0 Data 256 drv_param_init.o(.data) + g_sclu_lanczos_filter 0x000707b0 Data 128 drv_param_init.o(.data) + g_ccm_setting 0x00070830 Data 36 drv_param_init.o(.data) + g_int_rxbr_irq0_cb_func 0x000708c4 Data 4 drv_rxbr.o(.data) + g_int_rxbr_irq1_cb_func 0x000708c8 Data 4 drv_rxbr.o(.data) + g_int_vidc_cb_func 0x000708cc Data 4 drv_vidc.o(.data) + __stdout 0x000708f4 Data 4 stdout.o(.data) + string 0x00070b94 Data 256 tau_log.o(.bss) + hal_dmahandle 0x00070c94 Data 160 hal_uart.o(.bss) + hal_uarthandle_dma 0x00070d34 Data 32 hal_uart.o(.bss) + hal_uart_handle_global 0x00070d54 Data 16 hal_uart.o(.bss) + g_vsync_hande 0x00070f00 Data 56 hal_internal_vsync.o(.bss) + g_dcs_execute_table 0x00070f38 Data 2048 hal_internal_vsync.o(.bss) + g_packet_fifo 0x00071858 Data 4144 dcs_packet_fifo.o(.bss) + g_spis_ctrl_handle 0x00072888 Data 32 hal_spi_slave.o(.bss) + __stack_limit 0x000728a8 Data 0 startup_armcm0.o(STACK) + __initial_sp 0x000738a8 Data 0 startup_armcm0.o(STACK) + + + +============================================================================== + +Memory Map of the image + + Image Entry point : 0x000100c1 + + Load Region LR_IROM2 (Base: 0x00010000, Size: 0x0000f5f8, Max: 0x00010000, ABSOLUTE, COMPRESSED[0x0000f2ac]) + + Execution Region ER_IROM2 (Exec base: 0x00010000, Load base: 0x00010000, Size: 0x0000eecc, Max: 0x00010000, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00010000 0x00010000 0x000000c0 Data RO 519 RESET startup_armcm0.o + 0x000100c0 0x000100c0 0x00000000 Code RO 2562 * .ARM.Collect$$$$00000000 mc_p.l(entry.o) + 0x000100c0 0x000100c0 0x00000004 Code RO 2872 .ARM.Collect$$$$00000001 mc_p.l(entry2.o) + 0x000100c4 0x000100c4 0x00000004 Code RO 2875 .ARM.Collect$$$$00000004 mc_p.l(entry5.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2877 .ARM.Collect$$$$00000008 mc_p.l(entry7b.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2879 .ARM.Collect$$$$0000000A mc_p.l(entry8b.o) + 0x000100c8 0x000100c8 0x00000008 Code RO 2880 .ARM.Collect$$$$0000000B mc_p.l(entry9a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2882 .ARM.Collect$$$$0000000D mc_p.l(entry10a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2884 .ARM.Collect$$$$0000000F mc_p.l(entry11a.o) + 0x000100d0 0x000100d0 0x00000004 Code RO 2873 .ARM.Collect$$$$00002712 mc_p.l(entry2.o) + 0x000100d4 0x000100d4 0x00000078 Code RO 520 .text startup_armcm0.o + 0x0001014c 0x0001014c 0x0000002c Code RO 2565 .text mc_p.l(uidiv.o) + 0x00010178 0x00010178 0x00000028 Code RO 2567 .text mc_p.l(idiv.o) + 0x000101a0 0x000101a0 0x00000024 Code RO 2569 .text mc_p.l(memcpya.o) + 0x000101c4 0x000101c4 0x00000024 Code RO 2571 .text mc_p.l(memseta.o) + 0x000101e8 0x000101e8 0x000000b2 Code RO 2836 .text mf_p.l(fadd.o) + 0x0001029a 0x0001029a 0x0000007a Code RO 2838 .text mf_p.l(fmul.o) + 0x00010314 0x00010314 0x0000007c Code RO 2840 .text mf_p.l(fdiv.o) + 0x00010390 0x00010390 0x00000018 Code RO 2842 .text mf_p.l(fscalb.o) + 0x000103a8 0x000103a8 0x00000164 Code RO 2844 .text mf_p.l(dadd.o) + 0x0001050c 0x0001050c 0x000000d0 Code RO 2846 .text mf_p.l(dmul.o) + 0x000105dc 0x000105dc 0x000000f0 Code RO 2848 .text mf_p.l(ddiv.o) + 0x000106cc 0x000106cc 0x00000016 Code RO 2850 .text mf_p.l(fflti.o) + 0x000106e2 0x000106e2 0x0000000e Code RO 2852 .text mf_p.l(ffltui.o) + 0x000106f0 0x000106f0 0x0000001c Code RO 2856 .text mf_p.l(dfltui.o) + 0x0001070c 0x0001070c 0x00000032 Code RO 2858 .text mf_p.l(ffixi.o) + 0x0001073e 0x0001073e 0x00000028 Code RO 2860 .text mf_p.l(ffixui.o) + 0x00010766 0x00010766 0x00000002 PAD + 0x00010768 0x00010768 0x00000048 Code RO 2862 .text mf_p.l(dfixi.o) + 0x000107b0 0x000107b0 0x0000003c Code RO 2864 .text mf_p.l(dfixui.o) + 0x000107ec 0x000107ec 0x00000028 Code RO 2866 .text mf_p.l(f2d.o) + 0x00010814 0x00010814 0x00000028 Code RO 2868 .text mf_p.l(cdcmple.o) + 0x0001083c 0x0001083c 0x00000014 Code RO 2870 .text mf_p.l(cfrcmple.o) + 0x00010850 0x00010850 0x00000060 Code RO 2887 .text mc_p.l(uldiv.o) + 0x000108b0 0x000108b0 0x00000020 Code RO 2889 .text mc_p.l(llshl.o) + 0x000108d0 0x000108d0 0x00000022 Code RO 2891 .text mc_p.l(llushr.o) + 0x000108f2 0x000108f2 0x00000026 Code RO 2893 .text mc_p.l(llsshr.o) + 0x00010918 0x00010918 0x00000000 Code RO 2902 .text mc_p.l(iusefp.o) + 0x00010918 0x00010918 0x00000082 Code RO 2903 .text mf_p.l(fepilogue.o) + 0x0001099a 0x0001099a 0x000000be Code RO 2905 .text mf_p.l(depilogue.o) + 0x00010a58 0x00010a58 0x000000a2 Code RO 2909 .text mf_p.l(dsqrt.o) + 0x00010afa 0x00010afa 0x00000002 PAD + 0x00010afc 0x00010afc 0x00000040 Code RO 2911 .text mf_p.l(dfixul.o) + 0x00010b3c 0x00010b3c 0x00000028 Code RO 2913 .text mf_p.l(cdrcmple.o) + 0x00010b64 0x00010b64 0x00000024 Code RO 2915 .text mc_p.l(init.o) + 0x00010b88 0x00010b88 0x00000056 Code RO 2925 .text mc_p.l(__dczerorl2.o) + 0x00010bde 0x00010bde 0x00000002 PAD + 0x00010be0 0x00010be0 0x00000018 Code RO 2196 i.ADC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010bf8 0x00010bf8 0x00000018 Code RO 2197 i.AP_NRESET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c10 0x00010c10 0x00000014 Code RO 2198 i.DMA_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c24 0x00010c24 0x0000001c Code RO 2199 i.EXTI_INT0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c40 0x00010c40 0x0000001c Code RO 2200 i.EXTI_INT1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c5c 0x00010c5c 0x0000001c Code RO 2201 i.EXTI_INT2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c78 0x00010c78 0x0000001c Code RO 2202 i.EXTI_INT3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c94 0x00010c94 0x0000001c Code RO 2203 i.EXTI_INT4_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010cb0 0x00010cb0 0x0000001c Code RO 2204 i.EXTI_INT5_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ccc 0x00010ccc 0x0000001c Code RO 2205 i.EXTI_INT6_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ce8 0x00010ce8 0x0000001c Code RO 2206 i.EXTI_INT7_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d04 0x00010d04 0x00000014 Code RO 2207 i.FLSCTRL_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d18 0x00010d18 0x0000004e Code RO 99 i.Gpio_swire_output ap_demo.o + 0x00010d66 0x00010d66 0x00000002 PAD + 0x00010d68 0x00010d68 0x00000014 Code RO 2208 i.HardFault_Handler CVWL368.lib(irq_redirect .o) + 0x00010d7c 0x00010d7c 0x00000018 Code RO 2209 i.I2C0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d94 0x00010d94 0x00000018 Code RO 2210 i.I2C1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dac 0x00010dac 0x00000018 Code RO 2211 i.LCDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dc4 0x00010dc4 0x00000028 Code RO 951 i.LOG_printf CVWL368.lib(tau_log.o) + 0x00010dec 0x00010dec 0x00000018 Code RO 2212 i.MEMC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e04 0x00010e04 0x00000018 Code RO 2213 i.MIPI_RX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e1c 0x00010e1c 0x00000018 Code RO 2214 i.MIPI_TX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e34 0x00010e34 0x0000001c Code RO 2215 i.PWMDET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e50 0x00010e50 0x00000030 Code RO 100 i.PWM_Task ap_demo.o + 0x00010e80 0x00010e80 0x00000134 Code RO 266 i.S20_Start_init app_tp_transfer.o + 0x00010fb4 0x00010fb4 0x0000001c Code RO 2216 i.SPIM_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010fd0 0x00010fd0 0x0000001c Code RO 2217 i.SPIS_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010fec 0x00010fec 0x00000002 Code RO 2422 i.UART_DisableDma CVWL368.lib(drv_uart.o) + 0x00010fee 0x00010fee 0x00000004 Code RO 2428 i.UART_GetInstance CVWL368.lib(drv_uart.o) + 0x00010ff2 0x00010ff2 0x0000000e Code RO 2919 i.__scatterload_copy mc_p.l(handlers.o) + 0x00011000 0x00011000 0x00000014 Data RO 1073 .ARM.__at_0x11000 CVWL368.lib(drv_common.o) + 0x00011014 0x00011014 0x0000001c Code RO 2218 i.SWIRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011030 0x00011030 0x00000018 Code RO 2219 i.SysTick_Handler CVWL368.lib(irq_redirect .o) + 0x00011048 0x00011048 0x00000018 Code RO 2220 i.TIMER0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011060 0x00011060 0x00000018 Code RO 2221 i.TIMER1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011078 0x00011078 0x00000018 Code RO 2222 i.TIMER2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011090 0x00011090 0x00000018 Code RO 2223 i.TIMER3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110a8 0x000110a8 0x0000001c Code RO 2418 i.UART0_IRQ_Handle CVWL368.lib(drv_uart.o) + 0x000110c4 0x000110c4 0x00000018 Code RO 2224 i.UART_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110dc 0x000110dc 0x00000024 Code RO 2436 i.UART_ResetRxFIFO CVWL368.lib(drv_uart.o) + 0x00011100 0x00011100 0x00000048 Code RO 2439 i.UART_SetBaudRate CVWL368.lib(drv_uart.o) + 0x00011148 0x00011148 0x0000001a Code RO 2440 i.UART_SwitchSCLK CVWL368.lib(drv_uart.o) + 0x00011162 0x00011162 0x00000134 Code RO 2442 i.UART_TransferHandleIRQ CVWL368.lib(drv_uart.o) + 0x00011296 0x00011296 0x0000001a Code RO 2444 i.UART_WriteBlocking CVWL368.lib(drv_uart.o) + 0x000112b0 0x000112b0 0x000000bc Code RO 2445 i.UART_init CVWL368.lib(drv_uart.o) + 0x0001136c 0x0001136c 0x00000018 Code RO 2225 i.VIDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011384 0x00011384 0x00000018 Code RO 2226 i.VPRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001139c 0x0001139c 0x00000018 Code RO 2227 i.WDG_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113b4 0x000113b4 0x00000020 Code RO 2808 i.__0printf mc_p.l(printfa.o) + 0x000113d4 0x000113d4 0x00000024 Code RO 2814 i.__0vsprintf mc_p.l(printfa.o) + 0x000113f8 0x000113f8 0x0000002e Code RO 2907 i.__ARM_clz mf_p.l(depilogue.o) + 0x00011426 0x00011426 0x0000001a Code RO 613 i.__ARM_common_switch8 CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00011440 0x00011440 0x00000018 Code RO 1391 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_master.o) + 0x00011458 0x00011458 0x00000018 Code RO 1426 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_slave.o) + 0x00011470 0x00011470 0x00000018 Code RO 1562 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_spi_master.o) + 0x00011488 0x00011488 0x00000020 Code RO 2050 i.__NVIC_DisableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114a8 0x000114a8 0x00000018 Code RO 2051 i.__NVIC_EnableIRQ CVWL368.lib(drv_rxbr.o) + 0x000114c0 0x000114c0 0x00000044 Code RO 2324 i.__NVIC_SetPriority CVWL368.lib(hal_spi_slave.o) + 0x00011504 0x00011504 0x00000002 Code RO 2920 i.__scatterload_null mc_p.l(handlers.o) + 0x00011506 0x00011506 0x0000000e Code RO 2921 i.__scatterload_zeroinit mc_p.l(handlers.o) + 0x00011514 0x00011514 0x0000000c Code RO 2897 i.__set_errno mc_p.l(errno.o) + 0x00011520 0x00011520 0x00000174 Code RO 2815 i._fp_digits mc_p.l(printfa.o) + 0x00011694 0x00011694 0x000006ec Code RO 2816 i._printf_core mc_p.l(printfa.o) + 0x00011d80 0x00011d80 0x00000020 Code RO 2817 i._printf_post_padding mc_p.l(printfa.o) + 0x00011da0 0x00011da0 0x0000002c Code RO 2818 i._printf_pre_padding mc_p.l(printfa.o) + 0x00011dcc 0x00011dcc 0x0000000a Code RO 2820 i._sputc mc_p.l(printfa.o) + 0x00011dd6 0x00011dd6 0x00000002 PAD + 0x00011dd8 0x00011dd8 0x0000059c Code RO 101 i.ap_dcs_read ap_demo.o + 0x00012374 0x00012374 0x00000224 Code RO 102 i.ap_demo ap_demo.o + 0x00012598 0x00012598 0x00000034 Code RO 103 i.ap_get_reg_ca ap_demo.o + 0x000125cc 0x000125cc 0x0000008c Code RO 104 i.ap_get_reg_df ap_demo.o + 0x00012658 0x00012658 0x00000060 Code RO 105 i.ap_reset_cb ap_demo.o + 0x000126b8 0x000126b8 0x00000034 Code RO 106 i.ap_set_backlight ap_demo.o + 0x000126ec 0x000126ec 0x00000040 Code RO 107 i.ap_set_display_off ap_demo.o + 0x0001272c 0x0001272c 0x00000030 Code RO 108 i.ap_set_display_on ap_demo.o + 0x0001275c 0x0001275c 0x00000084 Code RO 109 i.ap_set_enter_sleep_mode ap_demo.o + 0x000127e0 0x000127e0 0x00000040 Code RO 110 i.ap_set_exit_sleep_mode ap_demo.o + 0x00012820 0x00012820 0x0000001c Code RO 111 i.ap_set_tp_calibration_04 ap_demo.o + 0x0001283c 0x0001283c 0x000000b0 Code RO 267 i.ap_tp_calibration app_tp_transfer.o + 0x000128ec 0x000128ec 0x0000001c Code RO 2052 i.app_ADC_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00012908 0x00012908 0x00000024 Code RO 1315 i.app_AP_NRESET_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x0001292c 0x0001292c 0x0000001c Code RO 1316 i.app_EXTI_INT0_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012948 0x00012948 0x0000001c Code RO 1317 i.app_EXTI_INT1_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012964 0x00012964 0x0000001c Code RO 1318 i.app_EXTI_INT2_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012980 0x00012980 0x0000001c Code RO 1319 i.app_EXTI_INT3_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x0001299c 0x0001299c 0x0000001c Code RO 1320 i.app_EXTI_INT4_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000129b8 0x000129b8 0x0000001c Code RO 1321 i.app_EXTI_INT5_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000129d4 0x000129d4 0x0000001c Code RO 1322 i.app_EXTI_INT6_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000129f0 0x000129f0 0x0000001c Code RO 1323 i.app_EXTI_INT7_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012a0c 0x00012a0c 0x00000048 Code RO 1065 i.app_HardFault_Handler CVWL368.lib(drv_common.o) + 0x00012a54 0x00012a54 0x00000010 Code RO 1427 i.app_I2C0_IRQn_Handler CVWL368.lib(drv_i2c_slave.o) + 0x00012a64 0x00012a64 0x00000010 Code RO 1392 i.app_I2C1_IRQn_Handler CVWL368.lib(drv_i2c_master.o) + 0x00012a74 0x00012a74 0x000000e0 Code RO 1680 i.app_LCDC_IRQn_Handler CVWL368.lib(hal_internal_vsync.o) + 0x00012b54 0x00012b54 0x00000088 Code RO 1994 i.app_MEMC_IRQn_Handler CVWL368.lib(drv_memc.o) + 0x00012bdc 0x00012bdc 0x00000298 Code RO 1766 i.app_MIPI_RX_IRQn_Handler CVWL368.lib(drv_dsi_rx.o) + 0x00012e74 0x00012e74 0x000000a0 Code RO 1822 i.app_MIPI_TX_IRQn_Handler CVWL368.lib(drv_dsi_tx.o) + 0x00012f14 0x00012f14 0x00000048 Code RO 1485 i.app_PWMDET_IRQn_Handler CVWL368.lib(drv_pwm.o) + 0x00012f5c 0x00012f5c 0x00000030 Code RO 1563 i.app_SPIM_IRQn_Handler CVWL368.lib(drv_spi_master.o) + 0x00012f8c 0x00012f8c 0x00000200 Code RO 2325 i.app_SPIS_IRQn_Handler CVWL368.lib(hal_spi_slave.o) + 0x0001318c 0x0001318c 0x00000020 Code RO 1595 i.app_SWIRE_IRQn_Handler CVWL368.lib(drv_swire.o) + 0x000131ac 0x000131ac 0x00000018 Code RO 1066 i.app_SysTick_Handler CVWL368.lib(drv_common.o) + 0x000131c4 0x000131c4 0x0000000a Code RO 1645 i.app_TIMER0_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000131ce 0x000131ce 0x0000000a Code RO 1646 i.app_TIMER1_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000131d8 0x000131d8 0x0000000a Code RO 1647 i.app_TIMER2_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000131e2 0x000131e2 0x0000000a Code RO 1648 i.app_TIMER3_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x000131ec 0x000131ec 0x00000008 Code RO 2446 i.app_UART_IRQn_Handler CVWL368.lib(drv_uart.o) + 0x000131f4 0x000131f4 0x0000001c Code RO 2117 i.app_VIDC_IRQn_Handler CVWL368.lib(drv_vidc.o) + 0x00013210 0x00013210 0x0000001c Code RO 2053 i.app_VPRE_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x0001322c 0x0001322c 0x00000038 Code RO 2505 i.app_WDG_IRQn_Handler CVWL368.lib(drv_wdg.o) + 0x00013264 0x00013264 0x00000010 Code RO 1177 i.app_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00013274 0x00013274 0x00000030 Code RO 981 i.app_fls_ctrl_Handler CVWL368.lib(norflash.o) + 0x000132a4 0x000132a4 0x00000024 Code RO 268 i.app_tp_I2C_init app_tp_transfer.o + 0x000132c8 0x000132c8 0x0000005c Code RO 112 i.app_tp_calibration_exec ap_demo.o + 0x00013324 0x00013324 0x00000030 Code RO 269 i.app_tp_i2cs_callback app_tp_transfer.o + 0x00013354 0x00013354 0x00000054 Code RO 270 i.app_tp_init app_tp_transfer.o + 0x000133a8 0x000133a8 0x00000020 Code RO 271 i.app_tp_m_read app_tp_transfer.o + 0x000133c8 0x000133c8 0x00000008 Code RO 273 i.app_tp_m_write app_tp_transfer.o + 0x000133d0 0x000133d0 0x00000368 Code RO 410 i.app_tp_phone_analysis_data app_tp_for_custom_s8.o + 0x00013738 0x00013738 0x0000000c Code RO 274 i.app_tp_phone_clear_reset_on app_tp_transfer.o + 0x00013744 0x00013744 0x00000008 Code RO 276 i.app_tp_s_read app_tp_transfer.o + 0x0001374c 0x0001374c 0x00000008 Code RO 278 i.app_tp_s_write app_tp_transfer.o + 0x00013754 0x00013754 0x000002d0 Code RO 412 i.app_tp_screen_analysis_int app_tp_for_custom_s8.o + 0x00013a24 0x00013a24 0x00000030 Code RO 279 i.app_tp_screen_init app_tp_transfer.o + 0x00013a54 0x00013a54 0x0000000c Code RO 280 i.app_tp_screen_int_callback app_tp_transfer.o + 0x00013a60 0x00013a60 0x00000040 Code RO 281 i.app_tp_transfer_screen_const app_tp_transfer.o + 0x00013aa0 0x00013aa0 0x000000f4 Code RO 282 i.app_tp_transfer_screen_int app_tp_transfer.o + 0x00013b94 0x00013b94 0x00000018 Code RO 283 i.app_tp_transfer_screen_start app_tp_transfer.o + 0x00013bac 0x00013bac 0x00000024 Code RO 499 i.board_Init board.o + 0x00013bd0 0x00013bd0 0x0000040c Code RO 1681 i.calc_framebuffer_setting CVWL368.lib(hal_internal_vsync.o) + 0x00013fdc 0x00013fdc 0x000000c8 Code RO 2551 i.ceil m_ps.l(ceil.o) + 0x000140a4 0x000140a4 0x0000002c Code RO 1682 i.check_mipi_rx_tx_video_info CVWL368.lib(hal_internal_vsync.o) + 0x000140d0 0x000140d0 0x00000090 Code RO 1683 i.check_pkt_buf_rev CVWL368.lib(hal_internal_vsync.o) + 0x00014160 0x00014160 0x00000058 Code RO 1753 i.dcs_packet_fifo_alloc CVWL368.lib(dcs_packet_fifo.o) + 0x000141b8 0x000141b8 0x00000018 Code RO 1754 i.dcs_packet_fifo_init CVWL368.lib(dcs_packet_fifo.o) + 0x000141d0 0x000141d0 0x00000044 Code RO 1755 i.dcs_packet_free_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014214 0x00014214 0x00000024 Code RO 1756 i.dcs_packet_get_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014238 0x00014238 0x0000001c Code RO 1684 i.dcs_sw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00014254 0x00014254 0x00000018 Code RO 943 i.delayMs CVWL368.lib(tau_delay.o) + 0x0001426c 0x0001426c 0x00000022 Code RO 944 i.delayUs CVWL368.lib(tau_delay.o) + 0x0001428e 0x0001428e 0x00000002 PAD + 0x00014290 0x00014290 0x00000038 Code RO 1614 i.drv_ap_rst_trig_edge_detect CVWL368.lib(drv_sys_cfg.o) + 0x000142c8 0x000142c8 0x0000000c Code RO 2295 i.drv_chip_info_get_info CVWL368.lib(drv_chip_info.o) + 0x000142d4 0x000142d4 0x00000040 Code RO 2296 i.drv_chip_info_init CVWL368.lib(drv_chip_info.o) + 0x00014314 0x00014314 0x000000c8 Code RO 2297 i.drv_chip_rx_info_check CVWL368.lib(drv_chip_info.o) + 0x000143dc 0x000143dc 0x00000014 Code RO 2298 i.drv_chip_rx_init_done CVWL368.lib(drv_chip_info.o) + 0x000143f0 0x000143f0 0x00000058 Code RO 1068 i.drv_common_enable_systick CVWL368.lib(drv_common.o) + 0x00014448 0x00014448 0x00000008 Code RO 1071 i.drv_common_system_init CVWL368.lib(drv_common.o) + 0x00014450 0x00014450 0x00000010 Code RO 1092 i.drv_crgu_config_reset_modules CVWL368.lib(drv_crgu.o) + 0x00014460 0x00014460 0x00000014 Code RO 1104 i.drv_crgu_set_ahb_pre_div CVWL368.lib(drv_crgu.o) + 0x00014474 0x00014474 0x00000014 Code RO 1105 i.drv_crgu_set_ahb_src CVWL368.lib(drv_crgu.o) + 0x00014488 0x00014488 0x00000020 Code RO 1108 i.drv_crgu_set_clock CVWL368.lib(drv_crgu.o) + 0x000144a8 0x000144a8 0x00000014 Code RO 1109 i.drv_crgu_set_dpi_mux_src CVWL368.lib(drv_crgu.o) + 0x000144bc 0x000144bc 0x00000018 Code RO 1110 i.drv_crgu_set_dpi_pre_div CVWL368.lib(drv_crgu.o) + 0x000144d4 0x000144d4 0x00000014 Code RO 1111 i.drv_crgu_set_dpi_pre_src CVWL368.lib(drv_crgu.o) + 0x000144e8 0x000144e8 0x00000014 Code RO 1112 i.drv_crgu_set_dsc_core_div CVWL368.lib(drv_crgu.o) + 0x000144fc 0x000144fc 0x00000014 Code RO 1113 i.drv_crgu_set_dsco_src CVWL368.lib(drv_crgu.o) + 0x00014510 0x00014510 0x00000014 Code RO 1114 i.drv_crgu_set_dsco_src_div CVWL368.lib(drv_crgu.o) + 0x00014524 0x00014524 0x00000014 Code RO 1115 i.drv_crgu_set_fb_div CVWL368.lib(drv_crgu.o) + 0x00014538 0x00014538 0x00000014 Code RO 1116 i.drv_crgu_set_fb_src CVWL368.lib(drv_crgu.o) + 0x0001454c 0x0001454c 0x00000014 Code RO 1119 i.drv_crgu_set_lcdc_div CVWL368.lib(drv_crgu.o) + 0x00014560 0x00014560 0x00000014 Code RO 1120 i.drv_crgu_set_lcdc_src CVWL368.lib(drv_crgu.o) + 0x00014574 0x00014574 0x00000014 Code RO 1121 i.drv_crgu_set_mipi_cfg_src CVWL368.lib(drv_crgu.o) + 0x00014588 0x00014588 0x00000018 Code RO 1122 i.drv_crgu_set_mipi_ref_src CVWL368.lib(drv_crgu.o) + 0x000145a0 0x000145a0 0x00000018 Code RO 1125 i.drv_crgu_set_reset CVWL368.lib(drv_crgu.o) + 0x000145b8 0x000145b8 0x00000014 Code RO 1126 i.drv_crgu_set_rxbr_div CVWL368.lib(drv_crgu.o) + 0x000145cc 0x000145cc 0x00000014 Code RO 1127 i.drv_crgu_set_rxbr_src CVWL368.lib(drv_crgu.o) + 0x000145e0 0x000145e0 0x00000014 Code RO 1129 i.drv_crgu_set_vidc_src CVWL368.lib(drv_crgu.o) + 0x000145f4 0x000145f4 0x00000018 Code RO 1181 i.drv_dma_clear_flag CVWL368.lib(drv_dma.o) + 0x0001460c 0x0001460c 0x0000001c Code RO 1182 i.drv_dma_create_handle CVWL368.lib(drv_dma.o) + 0x00014628 0x00014628 0x00000010 Code RO 1184 i.drv_dma_disenable_channel CVWL368.lib(drv_dma.o) + 0x00014638 0x00014638 0x00000010 Code RO 1186 i.drv_dma_enable_channel CVWL368.lib(drv_dma.o) + 0x00014648 0x00014648 0x00000024 Code RO 1187 i.drv_dma_enable_channel_interrupts CVWL368.lib(drv_dma.o) + 0x0001466c 0x0001466c 0x0000000c Code RO 1189 i.drv_dma_get_channel_flag CVWL368.lib(drv_dma.o) + 0x00014678 0x00014678 0x00000090 Code RO 1192 i.drv_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00014708 0x00014708 0x00000012 Code RO 1194 i.drv_dma_prepar_transfer CVWL368.lib(drv_dma.o) + 0x0001471a 0x0001471a 0x0000001a Code RO 1196 i.drv_dma_set_burst CVWL368.lib(drv_dma.o) + 0x00014734 0x00014734 0x00000006 Code RO 1197 i.drv_dma_set_callback CVWL368.lib(drv_dma.o) + 0x0001473a 0x0001473a 0x00000002 PAD + 0x0001473c 0x0001473c 0x00000044 Code RO 1199 i.drv_dma_set_transfer CVWL368.lib(drv_dma.o) + 0x00014780 0x00014780 0x00000036 Code RO 2308 i.drv_dsc_dec_convert_pps_rc_parameter CVWL368.lib(drv_dsc_dec.o) + 0x000147b6 0x000147b6 0x0000000c Code RO 2309 i.drv_dsc_dec_disable CVWL368.lib(drv_dsc_dec.o) + 0x000147c2 0x000147c2 0x00000002 PAD + 0x000147c4 0x000147c4 0x00000074 Code RO 2310 i.drv_dsc_dec_enable CVWL368.lib(drv_dsc_dec.o) + 0x00014838 0x00014838 0x0000000a Code RO 2311 i.drv_dsc_dec_get_nslc CVWL368.lib(drv_dsc_dec.o) + 0x00014842 0x00014842 0x00000028 Code RO 2313 i.drv_dsc_dec_set_u8_pps CVWL368.lib(drv_dsc_dec.o) + 0x0001486a 0x0001486a 0x00000002 PAD + 0x0001486c 0x0001486c 0x00000104 Code RO 1767 i.drv_dsi_rx_calc_ipi_tx_delay CVWL368.lib(drv_dsi_rx.o) + 0x00014970 0x00014970 0x00000040 Code RO 1768 i.drv_dsi_rx_enable_irq CVWL368.lib(drv_dsi_rx.o) + 0x000149b0 0x000149b0 0x00000050 Code RO 1769 i.drv_dsi_rx_get_color_bpp CVWL368.lib(drv_dsi_rx.o) + 0x00014a00 0x00014a00 0x0000001c Code RO 1770 i.drv_dsi_rx_get_color_pcc CVWL368.lib(drv_dsi_rx.o) + 0x00014a1c 0x00014a1c 0x00000008 Code RO 1771 i.drv_dsi_rx_get_compression_en CVWL368.lib(drv_dsi_rx.o) + 0x00014a24 0x00014a24 0x00000006 Code RO 1772 i.drv_dsi_rx_get_max_ret_size CVWL368.lib(drv_dsi_rx.o) + 0x00014a2a 0x00014a2a 0x0000000e Code RO 1776 i.drv_dsi_rx_power_up CVWL368.lib(drv_dsi_rx.o) + 0x00014a38 0x00014a38 0x00000020 Code RO 1777 i.drv_dsi_rx_set_ctrl_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014a58 0x00014a58 0x00000010 Code RO 1778 i.drv_dsi_rx_set_ddi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014a68 0x00014a68 0x00000004 Code RO 1780 i.drv_dsi_rx_set_inten CVWL368.lib(drv_dsi_rx.o) + 0x00014a6c 0x00014a6c 0x00000010 Code RO 1781 i.drv_dsi_rx_set_ipi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014a7c 0x00014a7c 0x00000046 Code RO 1783 i.drv_dsi_rx_set_lane_swap CVWL368.lib(drv_dsi_rx.o) + 0x00014ac2 0x00014ac2 0x00000026 Code RO 1784 i.drv_dsi_rx_set_resp_cnt CVWL368.lib(drv_dsi_rx.o) + 0x00014ae8 0x00014ae8 0x0000010c Code RO 1785 i.drv_dsi_rx_set_up_phy CVWL368.lib(drv_dsi_rx.o) + 0x00014bf4 0x00014bf4 0x0000000e Code RO 1786 i.drv_dsi_rx_shut_down CVWL368.lib(drv_dsi_rx.o) + 0x00014c02 0x00014c02 0x00000014 Code RO 1824 i.drv_dsi_tx_command_header CVWL368.lib(drv_dsi_tx.o) + 0x00014c16 0x00014c16 0x0000006c Code RO 1825 i.drv_dsi_tx_command_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014c82 0x00014c82 0x00000004 Code RO 1826 i.drv_dsi_tx_command_put_payload CVWL368.lib(drv_dsi_tx.o) + 0x00014c86 0x00014c86 0x00000018 Code RO 1827 i.drv_dsi_tx_config_eotp CVWL368.lib(drv_dsi_tx.o) + 0x00014c9e 0x00014c9e 0x00000008 Code RO 1828 i.drv_dsi_tx_config_int CVWL368.lib(drv_dsi_tx.o) + 0x00014ca6 0x00014ca6 0x00000008 Code RO 1829 i.drv_dsi_tx_dpi_lpcmd_time CVWL368.lib(drv_dsi_tx.o) + 0x00014cae 0x00014cae 0x0000000a Code RO 1830 i.drv_dsi_tx_dpi_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014cb8 0x00014cb8 0x00000024 Code RO 1831 i.drv_dsi_tx_dpi_polarity CVWL368.lib(drv_dsi_tx.o) + 0x00014cdc 0x00014cdc 0x00000004 Code RO 1832 i.drv_dsi_tx_edpi_cmd_size CVWL368.lib(drv_dsi_tx.o) + 0x00014ce0 0x00014ce0 0x00000004 Code RO 1834 i.drv_dsi_tx_get_cmd_status CVWL368.lib(drv_dsi_tx.o) + 0x00014ce4 0x00014ce4 0x00000004 Code RO 1836 i.drv_dsi_tx_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014ce8 0x00014ce8 0x00000018 Code RO 1837 i.drv_dsi_tx_phy_clock_lane_auto_lp CVWL368.lib(drv_dsi_tx.o) + 0x00014d00 0x00014d00 0x0000001a Code RO 1838 i.drv_dsi_tx_phy_clock_lane_req_hs CVWL368.lib(drv_dsi_tx.o) + 0x00014d1a 0x00014d1a 0x0000000c Code RO 1840 i.drv_dsi_tx_phy_lane_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014d26 0x00014d26 0x00000064 Code RO 1844 i.drv_dsi_tx_phy_status_ready CVWL368.lib(drv_dsi_tx.o) + 0x00014d8a 0x00014d8a 0x0000003e Code RO 1845 i.drv_dsi_tx_phy_status_stopstate CVWL368.lib(drv_dsi_tx.o) + 0x00014dc8 0x00014dc8 0x0000010c Code RO 1847 i.drv_dsi_tx_phy_test_setup CVWL368.lib(drv_dsi_tx.o) + 0x00014ed4 0x00014ed4 0x0000001e Code RO 1848 i.drv_dsi_tx_phy_time_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014ef2 0x00014ef2 0x00000008 Code RO 1852 i.drv_dsi_tx_powerup CVWL368.lib(drv_dsi_tx.o) + 0x00014efa 0x00014efa 0x0000001c Code RO 1853 i.drv_dsi_tx_response_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014f16 0x00014f16 0x00000018 Code RO 1856 i.drv_dsi_tx_set_bta_ack CVWL368.lib(drv_dsi_tx.o) + 0x00014f2e 0x00014f2e 0x0000000c Code RO 1857 i.drv_dsi_tx_set_esc_div CVWL368.lib(drv_dsi_tx.o) + 0x00014f3a 0x00014f3a 0x00000002 PAD + 0x00014f3c 0x00014f3c 0x00000034 Code RO 1858 i.drv_dsi_tx_set_int CVWL368.lib(drv_dsi_tx.o) + 0x00014f70 0x00014f70 0x00000010 Code RO 1859 i.drv_dsi_tx_set_time_out_div CVWL368.lib(drv_dsi_tx.o) + 0x00014f80 0x00014f80 0x00000008 Code RO 1860 i.drv_dsi_tx_set_video_chunk CVWL368.lib(drv_dsi_tx.o) + 0x00014f88 0x00014f88 0x00000022 Code RO 1861 i.drv_dsi_tx_set_video_timing CVWL368.lib(drv_dsi_tx.o) + 0x00014faa 0x00014faa 0x00000008 Code RO 1863 i.drv_dsi_tx_shutdown CVWL368.lib(drv_dsi_tx.o) + 0x00014fb2 0x00014fb2 0x00000026 Code RO 1864 i.drv_dsi_tx_timeout_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014fd8 0x00014fd8 0x000000aa Code RO 1867 i.drv_dsi_tx_video_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00015082 0x00015082 0x00000016 Code RO 1868 i.drv_dsi_tx_video_mode_disable_hact_cmd CVWL368.lib(drv_dsi_tx.o) + 0x00015098 0x00015098 0x00000018 Code RO 1869 i.drv_dsi_tx_video_mode_set_lp_cmd CVWL368.lib(drv_dsi_tx.o) + 0x000150b0 0x000150b0 0x00000020 Code RO 2531 i.drv_efuse_enter_inactive CVWL368.lib(drv_efuse.o) + 0x000150d0 0x000150d0 0x0000000c Code RO 2534 i.drv_efuse_int_enable CVWL368.lib(drv_efuse.o) + 0x000150dc 0x000150dc 0x00000032 Code RO 2535 i.drv_efuse_read CVWL368.lib(drv_efuse.o) + 0x0001510e 0x0001510e 0x00000018 Code RO 2536 i.drv_efuse_read_req CVWL368.lib(drv_efuse.o) + 0x00015126 0x00015126 0x00000002 PAD + 0x00015128 0x00015128 0x00000018 Code RO 1324 i.drv_gpio_get_input_data CVWL368.lib(drv_gpio.o) + 0x00015140 0x00015140 0x0000000c Code RO 1326 i.drv_gpio_register_ap_reset_callback CVWL368.lib(drv_gpio.o) + 0x0001514c 0x0001514c 0x00000014 Code RO 1327 i.drv_gpio_register_callback CVWL368.lib(drv_gpio.o) + 0x00015160 0x00015160 0x00000044 Code RO 1329 i.drv_gpio_set_int CVWL368.lib(drv_gpio.o) + 0x000151a4 0x000151a4 0x00000020 Code RO 1330 i.drv_gpio_set_ioe CVWL368.lib(drv_gpio.o) + 0x000151c4 0x000151c4 0x00000010 Code RO 1331 i.drv_gpio_set_mode0 CVWL368.lib(drv_gpio.o) + 0x000151d4 0x000151d4 0x00000010 Code RO 1332 i.drv_gpio_set_mode1 CVWL368.lib(drv_gpio.o) + 0x000151e4 0x000151e4 0x00000010 Code RO 1333 i.drv_gpio_set_mode2 CVWL368.lib(drv_gpio.o) + 0x000151f4 0x000151f4 0x00000010 Code RO 1334 i.drv_gpio_set_mode3 CVWL368.lib(drv_gpio.o) + 0x00015204 0x00015204 0x00000020 Code RO 709 i.drv_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00015224 0x00015224 0x00000130 Code RO 1335 i.drv_gpio_set_pull_state CVWL368.lib(drv_gpio.o) + 0x00015354 0x00015354 0x00000034 Code RO 1367 i.drv_i2c_dma_callback CVWL368.lib(drv_i2c_dma.o) + 0x00015388 0x00015388 0x000000ac Code RO 1368 i.drv_i2c_dma_init CVWL368.lib(drv_i2c_dma.o) + 0x00015434 0x00015434 0x0000001a Code RO 1369 i.drv_i2c_enable_rx_dma CVWL368.lib(drv_i2c_dma.o) + 0x0001544e 0x0001544e 0x00000018 Code RO 1370 i.drv_i2c_enable_tx_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015466 0x00015466 0x00000002 PAD + 0x00015468 0x00015468 0x00000060 Code RO 1394 i.drv_i2c_m_clear_it_pending_bit CVWL368.lib(drv_i2c_master.o) + 0x000154c8 0x000154c8 0x00000010 Code RO 1397 i.drv_i2c_m_enable CVWL368.lib(drv_i2c_master.o) + 0x000154d8 0x000154d8 0x00000038 Code RO 1398 i.drv_i2c_m_enable_intr CVWL368.lib(drv_i2c_master.o) + 0x00015510 0x00015510 0x0000000c Code RO 1401 i.drv_i2c_m_set_callback CVWL368.lib(drv_i2c_master.o) + 0x0001551c 0x0001551c 0x0000008c Code RO 1405 i.drv_i2c_master_init CVWL368.lib(drv_i2c_master.o) + 0x000155a8 0x000155a8 0x0000005c Code RO 1371 i.drv_i2c_master_read_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015604 0x00015604 0x0000003c Code RO 1372 i.drv_i2c_master_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015640 0x00015640 0x0000002e Code RO 1373 i.drv_i2c_master_write_read_cmd CVWL368.lib(drv_i2c_dma.o) + 0x0001566e 0x0001566e 0x00000002 PAD + 0x00015670 0x00015670 0x0000005c Code RO 1429 i.drv_i2c_s_clear_it_pending_bit CVWL368.lib(drv_i2c_slave.o) + 0x000156cc 0x000156cc 0x00000034 Code RO 1433 i.drv_i2c_s_enable_intr CVWL368.lib(drv_i2c_slave.o) + 0x00015700 0x00015700 0x0000001c Code RO 1434 i.drv_i2c_s_get_fifo_status CVWL368.lib(drv_i2c_slave.o) + 0x0001571c 0x0001571c 0x0000000c Code RO 1437 i.drv_i2c_s_set_callback CVWL368.lib(drv_i2c_slave.o) + 0x00015728 0x00015728 0x00000020 Code RO 1440 i.drv_i2c_s_write_data CVWL368.lib(drv_i2c_slave.o) + 0x00015748 0x00015748 0x00000058 Code RO 1374 i.drv_i2c_set_dma_irq_callback CVWL368.lib(drv_i2c_dma.o) + 0x000157a0 0x000157a0 0x00000044 Code RO 1441 i.drv_i2c_slave_init CVWL368.lib(drv_i2c_slave.o) + 0x000157e4 0x000157e4 0x0000001c Code RO 1375 i.drv_i2c_slave_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015800 0x00015800 0x00000018 Code RO 1936 i.drv_lcdc_config_bypass CVWL368.lib(drv_lcdc.o) + 0x00015818 0x00015818 0x00000030 Code RO 1937 i.drv_lcdc_config_ccm CVWL368.lib(drv_lcdc.o) + 0x00015848 0x00015848 0x00000016 Code RO 1938 i.drv_lcdc_config_disp_mode CVWL368.lib(drv_lcdc.o) + 0x0001585e 0x0001585e 0x00000024 Code RO 1939 i.drv_lcdc_config_dpi_polarity CVWL368.lib(drv_lcdc.o) + 0x00015882 0x00015882 0x00000026 Code RO 1940 i.drv_lcdc_config_dpi_timing CVWL368.lib(drv_lcdc.o) + 0x000158a8 0x000158a8 0x00000016 Code RO 1941 i.drv_lcdc_config_edpi_mode CVWL368.lib(drv_lcdc.o) + 0x000158be 0x000158be 0x00000016 Code RO 1942 i.drv_lcdc_config_endianness CVWL368.lib(drv_lcdc.o) + 0x000158d4 0x000158d4 0x0000000c Code RO 1943 i.drv_lcdc_config_input_size CVWL368.lib(drv_lcdc.o) + 0x000158e0 0x000158e0 0x0000001e Code RO 1944 i.drv_lcdc_config_int CVWL368.lib(drv_lcdc.o) + 0x000158fe 0x000158fe 0x00000022 Code RO 1945 i.drv_lcdc_config_int_single CVWL368.lib(drv_lcdc.o) + 0x00015920 0x00015920 0x00000022 Code RO 1946 i.drv_lcdc_config_overwrite CVWL368.lib(drv_lcdc.o) + 0x00015942 0x00015942 0x0000000c Code RO 1947 i.drv_lcdc_config_overwrite_rgb CVWL368.lib(drv_lcdc.o) + 0x0001594e 0x0001594e 0x0000001a Code RO 1948 i.drv_lcdc_config_partial_display_area CVWL368.lib(drv_lcdc.o) + 0x00015968 0x00015968 0x00000022 Code RO 1949 i.drv_lcdc_config_partial_display_enable CVWL368.lib(drv_lcdc.o) + 0x0001598a 0x0001598a 0x0000001a Code RO 1951 i.drv_lcdc_config_scale_up_coef CVWL368.lib(drv_lcdc.o) + 0x000159a4 0x000159a4 0x0000000c Code RO 1952 i.drv_lcdc_config_scale_up_step CVWL368.lib(drv_lcdc.o) + 0x000159b0 0x000159b0 0x0000004c Code RO 1953 i.drv_lcdc_config_src_parameter CVWL368.lib(drv_lcdc.o) + 0x000159fc 0x000159fc 0x00000006 Code RO 1954 i.drv_lcdc_config_thresh CVWL368.lib(drv_lcdc.o) + 0x00015a02 0x00015a02 0x00000012 Code RO 1955 i.drv_lcdc_ctrl_flow CVWL368.lib(drv_lcdc.o) + 0x00015a14 0x00015a14 0x00000020 Code RO 1957 i.drv_lcdc_enable_shadow_reg CVWL368.lib(drv_lcdc.o) + 0x00015a34 0x00015a34 0x00000034 Code RO 1958 i.drv_lcdc_set_int CVWL368.lib(drv_lcdc.o) + 0x00015a68 0x00015a68 0x00000014 Code RO 1960 i.drv_lcdc_set_video_hw_mode CVWL368.lib(drv_lcdc.o) + 0x00015a7c 0x00015a7c 0x00000020 Code RO 1961 i.drv_lcdc_start CVWL368.lib(drv_lcdc.o) + 0x00015a9c 0x00015a9c 0x0000000c Code RO 1995 i.drv_memc_clear_status CVWL368.lib(drv_memc.o) + 0x00015aa8 0x00015aa8 0x00000040 Code RO 1996 i.drv_memc_enable_irq CVWL368.lib(drv_memc.o) + 0x00015ae8 0x00015ae8 0x0000000c Code RO 1997 i.drv_memc_gen_a_tear_signal CVWL368.lib(drv_memc.o) + 0x00015af4 0x00015af4 0x00000012 Code RO 1998 i.drv_memc_get_status CVWL368.lib(drv_memc.o) + 0x00015b06 0x00015b06 0x00000010 Code RO 1999 i.drv_memc_rate_transfer_sel CVWL368.lib(drv_memc.o) + 0x00015b16 0x00015b16 0x0000000e Code RO 2000 i.drv_memc_sel_vsync CVWL368.lib(drv_memc.o) + 0x00015b24 0x00015b24 0x00000014 Code RO 2001 i.drv_memc_set_active_height CVWL368.lib(drv_memc.o) + 0x00015b38 0x00015b38 0x0000000c Code RO 2002 i.drv_memc_set_data_mode CVWL368.lib(drv_memc.o) + 0x00015b44 0x00015b44 0x00000010 Code RO 2005 i.drv_memc_set_double_buffer CVWL368.lib(drv_memc.o) + 0x00015b54 0x00015b54 0x00000012 Code RO 2006 i.drv_memc_set_double_buffer_reverse CVWL368.lib(drv_memc.o) + 0x00015b66 0x00015b66 0x00000010 Code RO 2008 i.drv_memc_set_fs_en_conditions CVWL368.lib(drv_memc.o) + 0x00015b76 0x00015b76 0x00000014 Code RO 2009 i.drv_memc_set_inten CVWL368.lib(drv_memc.o) + 0x00015b8a 0x00015b8a 0x00000002 PAD + 0x00015b8c 0x00015b8c 0x00000018 Code RO 2010 i.drv_memc_set_lcdc_st_conditions CVWL368.lib(drv_memc.o) + 0x00015ba4 0x00015ba4 0x0000001a Code RO 2011 i.drv_memc_set_ltpo_mode CVWL368.lib(drv_memc.o) + 0x00015bbe 0x00015bbe 0x0000000e Code RO 2015 i.drv_memc_set_tear_mode CVWL368.lib(drv_memc.o) + 0x00015bcc 0x00015bcc 0x00000028 Code RO 2016 i.drv_memc_set_tear_waveform CVWL368.lib(drv_memc.o) + 0x00015bf4 0x00015bf4 0x0000000e Code RO 2018 i.drv_memc_set_vidc_sync_cnt CVWL368.lib(drv_memc.o) + 0x00015c02 0x00015c02 0x00000002 PAD + 0x00015c04 0x00015c04 0x00000008 Code RO 1463 i.drv_param_init_get_ccm CVWL368.lib(drv_param_init.o) + 0x00015c0c 0x00015c0c 0x00000014 Code RO 1464 i.drv_param_init_get_scld_filter_h CVWL368.lib(drv_param_init.o) + 0x00015c20 0x00015c20 0x00000014 Code RO 1465 i.drv_param_init_get_scld_filter_v CVWL368.lib(drv_param_init.o) + 0x00015c34 0x00015c34 0x00000008 Code RO 1466 i.drv_param_init_get_sclu_filter CVWL368.lib(drv_param_init.o) + 0x00015c3c 0x00015c3c 0x00000014 Code RO 1467 i.drv_param_init_set_ccm CVWL368.lib(drv_param_init.o) + 0x00015c50 0x00015c50 0x00000024 Code RO 1470 i.drv_param_p2r_filter_init CVWL368.lib(drv_param_init.o) + 0x00015c74 0x00015c74 0x00000010 Code RO 2267 i.drv_phy_enable_calibration CVWL368.lib(drv_phy_common.o) + 0x00015c84 0x00015c84 0x0000003c Code RO 2268 i.drv_phy_get_calibration CVWL368.lib(drv_phy_common.o) + 0x00015cc0 0x00015cc0 0x00000060 Code RO 2269 i.drv_phy_get_pll_para CVWL368.lib(drv_phy_common.o) + 0x00015d20 0x00015d20 0x00000054 Code RO 2270 i.drv_phy_get_rate_para CVWL368.lib(drv_phy_common.o) + 0x00015d74 0x00015d74 0x00000010 Code RO 2271 i.drv_phy_test_clear CVWL368.lib(drv_phy_common.o) + 0x00015d84 0x00015d84 0x00000018 Code RO 2272 i.drv_phy_test_lock CVWL368.lib(drv_phy_common.o) + 0x00015d9c 0x00015d9c 0x00000020 Code RO 2274 i.drv_phy_test_write_1_byte CVWL368.lib(drv_phy_common.o) + 0x00015dbc 0x00015dbc 0x00000026 Code RO 2275 i.drv_phy_test_write_2_byte CVWL368.lib(drv_phy_common.o) + 0x00015de2 0x00015de2 0x0000001e Code RO 2276 i.drv_phy_test_write_code CVWL368.lib(drv_phy_common.o) + 0x00015e00 0x00015e00 0x00000020 Code RO 2277 i.drv_phy_test_write_data CVWL368.lib(drv_phy_common.o) + 0x00015e20 0x00015e20 0x00000020 Code RO 1495 i.drv_pwm_out_enable CVWL368.lib(drv_pwm.o) + 0x00015e40 0x00015e40 0x0000000c Code RO 1498 i.drv_pwm_out_set_control CVWL368.lib(drv_pwm.o) + 0x00015e4c 0x00015e4c 0x0000000c Code RO 1499 i.drv_pwm_out_set_period CVWL368.lib(drv_pwm.o) + 0x00015e58 0x00015e58 0x0000000c Code RO 1501 i.drv_pwm_out_set_threshold CVWL368.lib(drv_pwm.o) + 0x00015e64 0x00015e64 0x00000020 Code RO 1525 i.drv_pwr_set_cp_mode CVWL368.lib(drv_pwr.o) + 0x00015e84 0x00015e84 0x00000018 Code RO 1526 i.drv_pwr_set_pvd_mode CVWL368.lib(drv_pwr.o) + 0x00015e9c 0x00015e9c 0x00000038 Code RO 1527 i.drv_pwr_set_system_clk_src CVWL368.lib(drv_pwr.o) + 0x00015ed4 0x00015ed4 0x0000000c Code RO 1787 i.drv_rx_phy_test_clear CVWL368.lib(drv_dsi_rx.o) + 0x00015ee0 0x00015ee0 0x00000010 Code RO 1788 i.drv_rx_phy_test_lock CVWL368.lib(drv_dsi_rx.o) + 0x00015ef0 0x00015ef0 0x00000014 Code RO 1790 i.drv_rx_phy_test_write_1_byte CVWL368.lib(drv_dsi_rx.o) + 0x00015f04 0x00015f04 0x00000016 Code RO 1791 i.drv_rx_phy_test_write_2_byte CVWL368.lib(drv_dsi_rx.o) + 0x00015f1a 0x00015f1a 0x0000000a Code RO 2054 i.drv_rxbr_clear_pkt_buffer CVWL368.lib(drv_rxbr.o) + 0x00015f24 0x00015f24 0x00000004 Code RO 2055 i.drv_rxbr_clear_status0 CVWL368.lib(drv_rxbr.o) + 0x00015f28 0x00015f28 0x0000005a Code RO 2057 i.drv_rxbr_enable_irq CVWL368.lib(drv_rxbr.o) + 0x00015f82 0x00015f82 0x00000002 PAD + 0x00015f84 0x00015f84 0x00000014 Code RO 2058 i.drv_rxbr_frame_drop_cfg CVWL368.lib(drv_rxbr.o) + 0x00015f98 0x00015f98 0x0000003c Code RO 2059 i.drv_rxbr_get_clk CVWL368.lib(drv_rxbr.o) + 0x00015fd4 0x00015fd4 0x00000004 Code RO 2060 i.drv_rxbr_get_col_addr CVWL368.lib(drv_rxbr.o) + 0x00015fd8 0x00015fd8 0x00000012 Code RO 1685 i.drv_rxbr_get_int_source CVWL368.lib(hal_internal_vsync.o) + 0x00015fea 0x00015fea 0x00000004 Code RO 2063 i.drv_rxbr_get_page_addr CVWL368.lib(drv_rxbr.o) + 0x00015fee 0x00015fee 0x00000012 Code RO 1686 i.drv_rxbr_get_status0 CVWL368.lib(hal_internal_vsync.o) + 0x00016000 0x00016000 0x0000000c Code RO 2065 i.drv_rxbr_hline_rcv0_cfg CVWL368.lib(drv_rxbr.o) + 0x0001600c 0x0001600c 0x00000008 Code RO 2066 i.drv_rxbr_hline_rcv_cfg CVWL368.lib(drv_rxbr.o) + 0x00016014 0x00016014 0x0000000c Code RO 2067 i.drv_rxbr_register_irq0_callback CVWL368.lib(drv_rxbr.o) + 0x00016020 0x00016020 0x0000000c Code RO 2068 i.drv_rxbr_register_irq1_callback CVWL368.lib(drv_rxbr.o) + 0x0001602c 0x0001602c 0x00000014 Code RO 2069 i.drv_rxbr_set_ack_pkt_header CVWL368.lib(drv_rxbr.o) + 0x00016040 0x00016040 0x000000cc Code RO 2070 i.drv_rxbr_set_cmd_filter CVWL368.lib(drv_rxbr.o) + 0x0001610c 0x0001610c 0x00000014 Code RO 2072 i.drv_rxbr_set_color_format CVWL368.lib(drv_rxbr.o) + 0x00016120 0x00016120 0x00000014 Code RO 2074 i.drv_rxbr_set_inten CVWL368.lib(drv_rxbr.o) + 0x00016134 0x00016134 0x00000010 Code RO 2075 i.drv_rxbr_set_ltpo_drop_th CVWL368.lib(drv_rxbr.o) + 0x00016144 0x00016144 0x00000026 Code RO 2077 i.drv_rxbr_set_usr_cfg CVWL368.lib(drv_rxbr.o) + 0x0001616a 0x0001616a 0x00000008 Code RO 2078 i.drv_rxbr_set_usr_col CVWL368.lib(drv_rxbr.o) + 0x00016172 0x00016172 0x00000008 Code RO 2079 i.drv_rxbr_set_usr_row CVWL368.lib(drv_rxbr.o) + 0x0001617a 0x0001617a 0x00000002 PAD + 0x0001617c 0x0001617c 0x00000020 Code RO 1571 i.drv_spi_m_read_data CVWL368.lib(drv_spi_master.o) + 0x0001619c 0x0001619c 0x0000001c Code RO 1596 i.drv_swire_enable CVWL368.lib(drv_swire.o) + 0x000161b8 0x000161b8 0x00000048 Code RO 1599 i.drv_swire_set_int CVWL368.lib(drv_swire.o) + 0x00016200 0x00016200 0x0000001c Code RO 1600 i.drv_swire_set_power_down CVWL368.lib(drv_swire.o) + 0x0001621c 0x0001621c 0x0000000c Code RO 1615 i.drv_sys_cfg_clear_all_int CVWL368.lib(drv_sys_cfg.o) + 0x00016228 0x00016228 0x00000028 Code RO 1616 i.drv_sys_cfg_clear_pending CVWL368.lib(drv_sys_cfg.o) + 0x00016250 0x00016250 0x00000018 Code RO 1619 i.drv_sys_cfg_sel_ap_rst_lvl_trig CVWL368.lib(drv_sys_cfg.o) + 0x00016268 0x00016268 0x0000001c Code RO 1620 i.drv_sys_cfg_sel_ap_rst_trig CVWL368.lib(drv_sys_cfg.o) + 0x00016284 0x00016284 0x00000024 Code RO 1621 i.drv_sys_cfg_sel_gpio_group CVWL368.lib(drv_sys_cfg.o) + 0x000162a8 0x000162a8 0x00000024 Code RO 1622 i.drv_sys_cfg_sel_int_trig CVWL368.lib(drv_sys_cfg.o) + 0x000162cc 0x000162cc 0x00000010 Code RO 1624 i.drv_sys_cfg_set_dma_rx_req CVWL368.lib(drv_sys_cfg.o) + 0x000162dc 0x000162dc 0x00000010 Code RO 1625 i.drv_sys_cfg_set_dma_tx_req CVWL368.lib(drv_sys_cfg.o) + 0x000162ec 0x000162ec 0x00000024 Code RO 1626 i.drv_sys_cfg_set_int CVWL368.lib(drv_sys_cfg.o) + 0x00016310 0x00016310 0x0000001a Code RO 1649 i.drv_timer_clear_status_flags CVWL368.lib(drv_timer.o) + 0x0001632a 0x0001632a 0x00000020 Code RO 1650 i.drv_timer_enable CVWL368.lib(drv_timer.o) + 0x0001634a 0x0001634a 0x00000002 PAD + 0x0001634c 0x0001634c 0x00000010 Code RO 1651 i.drv_timer_get_instance CVWL368.lib(drv_timer.o) + 0x0001635c 0x0001635c 0x00000010 Code RO 1652 i.drv_timer_get_prescaler CVWL368.lib(drv_timer.o) + 0x0001636c 0x0001636c 0x0000003c Code RO 1654 i.drv_timer_handle_interrupt CVWL368.lib(drv_timer.o) + 0x000163a8 0x000163a8 0x00000014 Code RO 1655 i.drv_timer_register_callback CVWL368.lib(drv_timer.o) + 0x000163bc 0x000163bc 0x00000010 Code RO 1656 i.drv_timer_set_compare_val CVWL368.lib(drv_timer.o) + 0x000163cc 0x000163cc 0x00000048 Code RO 1657 i.drv_timer_set_int CVWL368.lib(drv_timer.o) + 0x00016414 0x00016414 0x00000028 Code RO 1658 i.drv_timer_set_prescaler CVWL368.lib(drv_timer.o) + 0x0001643c 0x0001643c 0x00000010 Code RO 1659 i.drv_timer_set_repeat CVWL368.lib(drv_timer.o) + 0x0001644c 0x0001644c 0x0000000a Code RO 1870 i.drv_tx_phy_test_clear CVWL368.lib(drv_dsi_tx.o) + 0x00016456 0x00016456 0x0000001c Code RO 1871 i.drv_tx_phy_test_enter CVWL368.lib(drv_dsi_tx.o) + 0x00016472 0x00016472 0x0000001c Code RO 1872 i.drv_tx_phy_test_exit CVWL368.lib(drv_dsi_tx.o) + 0x0001648e 0x0001648e 0x00000012 Code RO 1874 i.drv_tx_phy_test_write_1_byte CVWL368.lib(drv_dsi_tx.o) + 0x000164a0 0x000164a0 0x00000014 Code RO 1875 i.drv_tx_phy_test_write_2_byte CVWL368.lib(drv_dsi_tx.o) + 0x000164b4 0x000164b4 0x00000010 Code RO 1876 i.drv_tx_phy_test_write_code CVWL368.lib(drv_dsi_tx.o) + 0x000164c4 0x000164c4 0x00000008 Code RO 2118 i.drv_vidc_clear_irq CVWL368.lib(drv_vidc.o) + 0x000164cc 0x000164cc 0x00000018 Code RO 2122 i.drv_vidc_enable CVWL368.lib(drv_vidc.o) + 0x000164e4 0x000164e4 0x00000040 Code RO 2123 i.drv_vidc_enable_irq CVWL368.lib(drv_vidc.o) + 0x00016524 0x00016524 0x00000012 Code RO 2125 i.drv_vidc_get_irq_status CVWL368.lib(drv_vidc.o) + 0x00016536 0x00016536 0x00000002 PAD + 0x00016538 0x00016538 0x00000028 Code RO 2129 i.drv_vidc_init_module_enable CVWL368.lib(drv_vidc.o) + 0x00016560 0x00016560 0x0000000c Code RO 2130 i.drv_vidc_register_callback CVWL368.lib(drv_vidc.o) + 0x0001656c 0x0001656c 0x00000006 Code RO 2131 i.drv_vidc_reset CVWL368.lib(drv_vidc.o) + 0x00016572 0x00016572 0x0000003c Code RO 2133 i.drv_vidc_set_dst_parameter CVWL368.lib(drv_vidc.o) + 0x000165ae 0x000165ae 0x00000014 Code RO 2137 i.drv_vidc_set_irqen CVWL368.lib(drv_vidc.o) + 0x000165c2 0x000165c2 0x00000010 Code RO 2138 i.drv_vidc_set_mirror CVWL368.lib(drv_vidc.o) + 0x000165d2 0x000165d2 0x00000008 Code RO 2141 i.drv_vidc_set_p2r_hcoef0 CVWL368.lib(drv_vidc.o) + 0x000165da 0x000165da 0x00000026 Code RO 2142 i.drv_vidc_set_p2r_hinitb CVWL368.lib(drv_vidc.o) + 0x00016600 0x00016600 0x00000026 Code RO 2143 i.drv_vidc_set_p2r_hinitr CVWL368.lib(drv_vidc.o) + 0x00016626 0x00016626 0x00000002 PAD + 0x00016628 0x00016628 0x00000018 Code RO 2144 i.drv_vidc_set_pentile_swap CVWL368.lib(drv_vidc.o) + 0x00016640 0x00016640 0x0000000a Code RO 2145 i.drv_vidc_set_pu_ctrl CVWL368.lib(drv_vidc.o) + 0x0001664a 0x0001664a 0x00000010 Code RO 2146 i.drv_vidc_set_rotation CVWL368.lib(drv_vidc.o) + 0x0001665a 0x0001665a 0x0000000a Code RO 2147 i.drv_vidc_set_scld_hcoef0 CVWL368.lib(drv_vidc.o) + 0x00016664 0x00016664 0x0000000a Code RO 2148 i.drv_vidc_set_scld_hcoef1 CVWL368.lib(drv_vidc.o) + 0x0001666e 0x0001666e 0x00000012 Code RO 2149 i.drv_vidc_set_scld_step CVWL368.lib(drv_vidc.o) + 0x00016680 0x00016680 0x0000000a Code RO 2150 i.drv_vidc_set_scld_vcoef0 CVWL368.lib(drv_vidc.o) + 0x0001668a 0x0001668a 0x0000000a Code RO 2151 i.drv_vidc_set_scld_vcoef1 CVWL368.lib(drv_vidc.o) + 0x00016694 0x00016694 0x00000016 Code RO 2152 i.drv_vidc_set_src_parameter CVWL368.lib(drv_vidc.o) + 0x000166aa 0x000166aa 0x00000002 PAD + 0x000166ac 0x000166ac 0x00000010 Code RO 2506 i.drv_wdg_clear_counter CVWL368.lib(drv_wdg.o) + 0x000166bc 0x000166bc 0x00000010 Code RO 2507 i.drv_wdg_clear_edge_flag CVWL368.lib(drv_wdg.o) + 0x000166cc 0x000166cc 0x00000010 Code RO 2510 i.drv_wdg_read_edge_flag CVWL368.lib(drv_wdg.o) + 0x000166dc 0x000166dc 0x00000034 Code RO 2513 i.drv_wdg_set_int CVWL368.lib(drv_wdg.o) + 0x00016710 0x00016710 0x0000000a Code RO 1236 i.fls_clr_interrupt_flag CVWL368.lib(drv_fls.o) + 0x0001671a 0x0001671a 0x00000014 Code RO 953 i.fputc CVWL368.lib(tau_log.o) + 0x0001672e 0x0001672e 0x00000002 PAD + 0x00016730 0x00016730 0x00000030 Code RO 528 i.hal_dsi_rx_ctrl_create_handle CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016760 0x00016760 0x0000009c Code RO 530 i.hal_dsi_rx_ctrl_deinit CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000167fc 0x000167fc 0x00000084 Code RO 532 i.hal_dsi_rx_ctrl_dsc_async_handler CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016880 0x00016880 0x00000028 Code RO 534 i.hal_dsi_rx_ctrl_gen_a_tear_signal CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000168a8 0x000168a8 0x00000028 Code RO 536 i.hal_dsi_rx_ctrl_get_max_ret_size CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000168d0 0x000168d0 0x00000060 Code RO 538 i.hal_dsi_rx_ctrl_init CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016930 0x00016930 0x00000130 Code RO 539 i.hal_dsi_rx_ctrl_init_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016a60 0x00016a60 0x000000d4 Code RO 540 i.hal_dsi_rx_ctrl_init_dsi_rx CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016b34 0x00016b34 0x0000013c Code RO 541 i.hal_dsi_rx_ctrl_init_memc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016c70 0x00016c70 0x00000130 Code RO 542 i.hal_dsi_rx_ctrl_init_rxbr CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016da0 0x00016da0 0x0000022c Code RO 543 i.hal_dsi_rx_ctrl_init_vidc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016fcc 0x00016fcc 0x000000f0 Code RO 547 i.hal_dsi_rx_ctrl_send_ack_cmd CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000170bc 0x000170bc 0x0000002c Code RO 549 i.hal_dsi_rx_ctrl_set_cus_esc_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000170e8 0x000170e8 0x00000034 Code RO 551 i.hal_dsi_rx_ctrl_set_cus_sync_line CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001711c 0x0001711c 0x00000034 Code RO 554 i.hal_dsi_rx_ctrl_set_hw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017150 0x00017150 0x00000038 Code RO 555 i.hal_dsi_rx_ctrl_set_ipi_cfg CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017188 0x00017188 0x00000072 Code RO 559 i.hal_dsi_rx_ctrl_set_rxbr_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000171fa 0x000171fa 0x00000002 PAD + 0x000171fc 0x000171fc 0x00000034 Code RO 560 i.hal_dsi_rx_ctrl_set_sw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017230 0x00017230 0x0000003c Code RO 563 i.hal_dsi_rx_ctrl_start CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001726c 0x0001726c 0x0000003c Code RO 564 i.hal_dsi_rx_ctrl_stop CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000172a8 0x000172a8 0x00000020 Code RO 566 i.hal_dsi_rx_ctrl_toggle_resolution CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000172c8 0x000172c8 0x00000190 Code RO 617 i.hal_dsi_tx_calc_video_chunks CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017458 0x00017458 0x00000034 Code RO 618 i.hal_dsi_tx_config_params_for_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001748c 0x0001748c 0x000004d0 Code RO 619 i.hal_dsi_tx_count_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001795c 0x0001795c 0x0000002c Code RO 621 i.hal_dsi_tx_ctrl_create_handle CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017988 0x00017988 0x00000048 Code RO 622 i.hal_dsi_tx_ctrl_deinit CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000179d0 0x000179d0 0x0000004c Code RO 623 i.hal_dsi_tx_ctrl_enter_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017a1c 0x00017a1c 0x00000028 Code RO 625 i.hal_dsi_tx_ctrl_exit_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017a44 0x00017a44 0x000000c4 Code RO 627 i.hal_dsi_tx_ctrl_init CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b08 0x00017b08 0x00000024 Code RO 628 i.hal_dsi_tx_ctrl_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b2c 0x00017b2c 0x0000000c Code RO 629 i.hal_dsi_tx_ctrl_panel_reset_pin CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b38 0x00017b38 0x00000020 Code RO 632 i.hal_dsi_tx_ctrl_set_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b58 0x00017b58 0x00000014 Code RO 638 i.hal_dsi_tx_ctrl_set_overwrite_rgb CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b6c 0x00017b6c 0x00000010 Code RO 639 i.hal_dsi_tx_ctrl_set_partial_disp CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017b7c 0x00017b7c 0x00000024 Code RO 640 i.hal_dsi_tx_ctrl_set_partial_disp_area CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017ba0 0x00017ba0 0x0000006c Code RO 642 i.hal_dsi_tx_ctrl_start CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c0c 0x00017c0c 0x00000044 Code RO 643 i.hal_dsi_tx_ctrl_stop CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c50 0x00017c50 0x000000d8 Code RO 644 i.hal_dsi_tx_ctrl_write_array_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017d28 0x00017d28 0x000000b0 Code RO 645 i.hal_dsi_tx_ctrl_write_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017dd8 0x00017dd8 0x00000044 Code RO 646 i.hal_dsi_tx_init_data_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e1c 0x00017e1c 0x00000030 Code RO 647 i.hal_dsi_tx_init_dpi_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e4c 0x00017e4c 0x00000020 Code RO 648 i.hal_dsi_tx_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e6c 0x00017e6c 0x00000020 Code RO 649 i.hal_dsi_tx_init_phy_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e8c 0x00017e8c 0x00000094 Code RO 650 i.hal_dsi_tx_init_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f20 0x00017f20 0x00000058 Code RO 651 i.hal_dsi_tx_init_video_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f78 0x00017f78 0x00000044 Code RO 652 i.hal_dsi_tx_send_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017fbc 0x00017fbc 0x00000018 Code RO 710 i.hal_gpio_ctrl_eint CVWL368.lib(hal_gpio.o) + 0x00017fd4 0x00017fd4 0x00000012 Code RO 711 i.hal_gpio_get_input_data CVWL368.lib(hal_gpio.o) + 0x00017fe6 0x00017fe6 0x00000002 PAD + 0x00017fe8 0x00017fe8 0x00000040 Code RO 714 i.hal_gpio_init_eint CVWL368.lib(hal_gpio.o) + 0x00018028 0x00018028 0x00000020 Code RO 715 i.hal_gpio_init_input CVWL368.lib(hal_gpio.o) + 0x00018048 0x00018048 0x00000028 Code RO 716 i.hal_gpio_init_output CVWL368.lib(hal_gpio.o) + 0x00018070 0x00018070 0x00000018 Code RO 717 i.hal_gpio_reg_eint_cb CVWL368.lib(hal_gpio.o) + 0x00018088 0x00018088 0x00000050 Code RO 718 i.hal_gpio_set_ap_reset_int CVWL368.lib(hal_gpio.o) + 0x000180d8 0x000180d8 0x00000060 Code RO 720 i.hal_gpio_set_mode CVWL368.lib(hal_gpio.o) + 0x00018138 0x00018138 0x00000008 Code RO 721 i.hal_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00018140 0x00018140 0x00000020 Code RO 723 i.hal_gpio_set_pull_state CVWL368.lib(hal_gpio.o) + 0x00018160 0x00018160 0x0000006c Code RO 749 i.hal_i2c_m_dma_init CVWL368.lib(hal_i2c_master.o) + 0x000181cc 0x000181cc 0x00000020 Code RO 750 i.hal_i2c_m_dma_read CVWL368.lib(hal_i2c_master.o) + 0x000181ec 0x000181ec 0x0000001c Code RO 751 i.hal_i2c_m_dma_write CVWL368.lib(hal_i2c_master.o) + 0x00018208 0x00018208 0x0000000c Code RO 753 i.hal_i2c_m_transfer_complate CVWL368.lib(hal_i2c_master.o) + 0x00018214 0x00018214 0x00000020 Code RO 754 i.hal_i2c_master_irq_callback CVWL368.lib(hal_i2c_master.o) + 0x00018234 0x00018234 0x00000010 Code RO 768 i.hal_i2c_s_dma_user_callback CVWL368.lib(hal_i2c_slave.o) + 0x00018244 0x00018244 0x00000038 Code RO 769 i.hal_i2c_s_dma_write CVWL368.lib(hal_i2c_slave.o) + 0x0001827c 0x0001827c 0x0000006c Code RO 771 i.hal_i2c_s_init CVWL368.lib(hal_i2c_slave.o) + 0x000182e8 0x000182e8 0x00000014 Code RO 772 i.hal_i2c_s_nonblocking_read CVWL368.lib(hal_i2c_slave.o) + 0x000182fc 0x000182fc 0x0000000c Code RO 779 i.hal_i2c_s_set_transfer CVWL368.lib(hal_i2c_slave.o) + 0x00018308 0x00018308 0x0000014c Code RO 782 i.hal_i2c_slave_irq_callback CVWL368.lib(hal_i2c_slave.o) + 0x00018454 0x00018454 0x000000e4 Code RO 1688 i.hal_internal_init_memc CVWL368.lib(hal_internal_vsync.o) + 0x00018538 0x00018538 0x00000010 Code RO 1689 i.hal_internal_sync_get_fb_setting CVWL368.lib(hal_internal_vsync.o) + 0x00018548 0x00018548 0x00000214 Code RO 1690 i.hal_internal_sync_input_resolution_change CVWL368.lib(hal_internal_vsync.o) + 0x0001875c 0x0001875c 0x0000001c Code RO 1692 i.hal_internal_vsync_deinit CVWL368.lib(hal_internal_vsync.o) + 0x00018778 0x00018778 0x0000000c Code RO 1693 i.hal_internal_vsync_get_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018784 0x00018784 0x00000018 Code RO 1694 i.hal_internal_vsync_get_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x0001879c 0x0001879c 0x0000000c Code RO 1695 i.hal_internal_vsync_get_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x000187a8 0x000187a8 0x000000fc Code RO 1696 i.hal_internal_vsync_init_rx CVWL368.lib(hal_internal_vsync.o) + 0x000188a4 0x000188a4 0x000000b0 Code RO 1697 i.hal_internal_vsync_init_tx CVWL368.lib(hal_internal_vsync.o) + 0x00018954 0x00018954 0x0000011c Code RO 1698 i.hal_internal_vsync_set_auto_hw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00018a70 0x00018a70 0x00000014 Code RO 1700 i.hal_internal_vsync_set_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018a84 0x00018a84 0x0000001c Code RO 1701 i.hal_internal_vsync_set_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018aa0 0x00018aa0 0x00000048 Code RO 1702 i.hal_internal_vsync_set_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00018ae8 0x00018ae8 0x00000040 Code RO 1703 i.hal_internal_vsync_set_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018b28 0x00018b28 0x00000024 Code RO 653 i.hal_lcdc_config_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018b4c 0x00018b4c 0x00000048 Code RO 654 i.hal_lcdc_config_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018b94 0x00018b94 0x00000014 Code RO 655 i.hal_lcdc_config_rgb_to_pentile CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018ba8 0x00018ba8 0x00000164 Code RO 656 i.hal_lcdc_config_upscaler CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018d0c 0x00018d0c 0x00000040 Code RO 657 i.hal_lcdc_init_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018d4c 0x00018d4c 0x00000180 Code RO 658 i.hal_lcdc_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018ecc 0x00018ecc 0x00000040 Code RO 659 i.hal_lcdc_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018f0c 0x00018f0c 0x00000068 Code RO 815 i.hal_pwm_out_config_all CVWL368.lib(hal_pwm.o) + 0x00018f74 0x00018f74 0x0000000c Code RO 817 i.hal_pwm_out_init CVWL368.lib(hal_pwm.o) + 0x00018f80 0x00018f80 0x0000000e Code RO 851 i.hal_spi_m_clear_rxfifo CVWL368.lib(hal_spi_master.o) + 0x00018f8e 0x00018f8e 0x00000012 Code RO 875 i.hal_swire_deinit CVWL368.lib(hal_swire.o) + 0x00018fa0 0x00018fa0 0x00000016 Code RO 877 i.hal_swire_open CVWL368.lib(hal_swire.o) + 0x00018fb6 0x00018fb6 0x00000008 Code RO 891 i.hal_system_enable_systick CVWL368.lib(hal_system.o) + 0x00018fbe 0x00018fbe 0x00000002 PAD + 0x00018fc0 0x00018fc0 0x00000088 Code RO 896 i.hal_system_init CVWL368.lib(hal_system.o) + 0x00019048 0x00019048 0x0000001c Code RO 897 i.hal_system_init_console CVWL368.lib(hal_system.o) + 0x00019064 0x00019064 0x00000008 Code RO 900 i.hal_system_set_phy_calibration CVWL368.lib(hal_system.o) + 0x0001906c 0x0001906c 0x00000008 Code RO 901 i.hal_system_set_pvd CVWL368.lib(hal_system.o) + 0x00019074 0x00019074 0x00000008 Code RO 902 i.hal_system_set_vcc CVWL368.lib(hal_system.o) + 0x0001907c 0x0001907c 0x0000002e Code RO 925 i.hal_timer_deinit CVWL368.lib(hal_timer.o) + 0x000190aa 0x000190aa 0x0000001a Code RO 927 i.hal_timer_init CVWL368.lib(hal_timer.o) + 0x000190c4 0x000190c4 0x00000048 Code RO 929 i.hal_timer_start CVWL368.lib(hal_timer.o) + 0x0001910c 0x0001910c 0x00000028 Code RO 931 i.hal_timer_stop CVWL368.lib(hal_timer.o) + 0x00019134 0x00019134 0x0000008c Code RO 964 i.hal_uart_init CVWL368.lib(hal_uart.o) + 0x000191c0 0x000191c0 0x00000010 Code RO 967 i.hal_uart_transmit_blocking CVWL368.lib(hal_uart.o) + 0x000191d0 0x000191d0 0x00000110 Code RO 2228 i.handle_init CVWL368.lib(irq_redirect .o) + 0x000192e0 0x000192e0 0x00000078 Code RO 113 i.init_mipi_tx ap_demo.o + 0x00019358 0x00019358 0x0000009c Code RO 114 i.init_panel ap_demo.o + 0x000193f4 0x000193f4 0x0000000a Code RO 3 i.main main.o + 0x000193fe 0x000193fe 0x00000002 PAD + 0x00019400 0x00019400 0x0000008c Code RO 115 i.open_mipi_rx ap_demo.o + 0x0001948c 0x0001948c 0x00000068 Code RO 116 i.pps_update_handle ap_demo.o + 0x000194f4 0x000194f4 0x000003f4 Code RO 1704 i.rx_get_dcs_packet_data CVWL368.lib(hal_internal_vsync.o) + 0x000198e8 0x000198e8 0x00000164 Code RO 1705 i.rx_partial_update CVWL368.lib(hal_internal_vsync.o) + 0x00019a4c 0x00019a4c 0x0000008c Code RO 1706 i.rx_receive_packet CVWL368.lib(hal_internal_vsync.o) + 0x00019ad8 0x00019ad8 0x00000180 Code RO 1707 i.rx_receive_pps CVWL368.lib(hal_internal_vsync.o) + 0x00019c58 0x00019c58 0x000000a4 Code RO 1708 i.rxbr_irq0_callback CVWL368.lib(hal_internal_vsync.o) + 0x00019cfc 0x00019cfc 0x00000170 Code RO 1709 i.rxbr_irq1_callback CVWL368.lib(hal_internal_vsync.o) + 0x00019e6c 0x00019e6c 0x0000008c Code RO 1710 i.soft_gen_te CVWL368.lib(hal_internal_vsync.o) + 0x00019ef8 0x00019ef8 0x0000002c Code RO 117 i.soft_te_timer_cb ap_demo.o + 0x00019f24 0x00019f24 0x0000007c Code RO 118 i.soft_timer3_cb ap_demo.o + 0x00019fa0 0x00019fa0 0x00000048 Code RO 2555 i.sqrt m_ps.l(sqrt.o) + 0x00019fe8 0x00019fe8 0x0000036c Code RO 119 i.translate_data ap_demo.o + 0x0001a354 0x0001a354 0x000000e8 Code RO 1711 i.vidc_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a43c 0x0001a43c 0x000000d0 Code RO 1712 i.vpre_err_reset CVWL368.lib(hal_internal_vsync.o) + 0x0001a50c 0x0001a50c 0x0000019c Code RO 1713 i.vsync_set_te_mode CVWL368.lib(hal_internal_vsync.o) + 0x0001a6a8 0x0001a6a8 0x00002434 Data RO 120 .constdata ap_demo.o + 0x0001cadc 0x0001cadc 0x00001fde Data RO 413 .constdata app_tp_for_custom_s8.o + 0x0001eaba 0x0001eaba 0x00000001 Data RO 428 .constdata app_tp_for_custom_s8.o + 0x0001eabb 0x0001eabb 0x000000d2 Data RO 726 .constdata CVWL368.lib(hal_gpio.o) + 0x0001eb8d 0x0001eb8d 0x00000003 PAD + 0x0001eb90 0x0001eb90 0x00000008 Data RO 1471 .constdata CVWL368.lib(drv_param_init.o) + 0x0001eb98 0x0001eb98 0x00000186 Data RO 2278 .constdata CVWL368.lib(drv_phy_common.o) + 0x0001ed1e 0x0001ed1e 0x00000002 PAD + 0x0001ed20 0x0001ed20 0x00000048 Data RO 568 .conststring CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001ed68 0x0001ed68 0x00000134 Data RO 1715 .conststring CVWL368.lib(hal_internal_vsync.o) + 0x0001ee9c 0x0001ee9c 0x00000030 Data RO 2917 Region$$Table anon$$obj.o + + + Execution Region RW_RAM1 (Exec base: 0x00070000, Load base: 0x0001eecc, Size: 0x00000000, Max: 0x000000f0, ABSOLUTE) + + **** No section assigned to this execution region **** + + + Execution Region RW_RAM2 (Exec base: 0x00070100, Load base: 0x0001eecc, Size: 0x000000c0, Max: 0x000000d0, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00070100 - 0x000000c0 Zero RW 2229 .ARM.__AT_0x00070100 CVWL368.lib(irq_redirect .o) + + + Execution Region RW_RAM3 (Exec base: 0x000701d0, Load base: 0x0001eecc, Size: 0x000036d8, Max: 0x00007e30, ABSOLUTE, COMPRESSED[0x000003e0]) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x000701d0 COMPRESSED 0x00000030 Data RW 121 .data ap_demo.o + 0x00070200 COMPRESSED 0x0000002e Data RW 285 .data app_tp_transfer.o + 0x0007022e COMPRESSED 0x000000e6 Data RW 429 .data app_tp_for_custom_s8.o + 0x00070314 COMPRESSED 0x00000001 Data RW 432 .data app_tp_for_custom_s8.o + 0x00070315 COMPRESSED 0x00000001 Data RW 433 .data app_tp_for_custom_s8.o + 0x00070316 COMPRESSED 0x00000001 Data RW 438 .data app_tp_for_custom_s8.o + 0x00070317 COMPRESSED 0x00000003 Data RW 439 .data app_tp_for_custom_s8.o + 0x0007031a COMPRESSED 0x00000005 Data RW 440 .data app_tp_for_custom_s8.o + 0x0007031f COMPRESSED 0x00000001 PAD + 0x00070320 COMPRESSED 0x00000030 Data RW 450 .data app_tp_for_custom_s8.o + 0x00070350 COMPRESSED 0x00000008 Data RW 569 .data CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070358 COMPRESSED 0x00000001 Data RW 661 .data CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070359 COMPRESSED 0x00000001 Data RW 755 .data CVWL368.lib(hal_i2c_master.o) + 0x0007035a COMPRESSED 0x00000002 PAD + 0x0007035c COMPRESSED 0x0000001c Data RW 783 .data CVWL368.lib(hal_i2c_slave.o) + 0x00070378 COMPRESSED 0x00000012 Data RW 1021 .data CVWL368.lib(norflash.o) + 0x0007038a COMPRESSED 0x00000002 PAD + 0x0007038c COMPRESSED 0x0000000c Data RW 1074 .data CVWL368.lib(drv_common.o) + 0x00070398 COMPRESSED 0x00000004 Data RW 1339 .data CVWL368.lib(drv_gpio.o) + 0x0007039c COMPRESSED 0x00000008 Data RW 1377 .data CVWL368.lib(drv_i2c_dma.o) + 0x000703a4 COMPRESSED 0x00000004 Data RW 1406 .data CVWL368.lib(drv_i2c_master.o) + 0x000703a8 COMPRESSED 0x00000008 Data RW 1442 .data CVWL368.lib(drv_i2c_slave.o) + 0x000703b0 COMPRESSED 0x000004a4 Data RW 1472 .data CVWL368.lib(drv_param_init.o) + 0x00070854 COMPRESSED 0x0000000c Data RW 1502 .data CVWL368.lib(drv_pwm.o) + 0x00070860 COMPRESSED 0x00000004 Data RW 1576 .data CVWL368.lib(drv_spi_master.o) + 0x00070864 COMPRESSED 0x00000008 Data RW 1602 .data CVWL368.lib(drv_swire.o) + 0x0007086c COMPRESSED 0x00000001 Data RW 1627 .data CVWL368.lib(drv_sys_cfg.o) + 0x0007086d COMPRESSED 0x00000003 PAD + 0x00070870 COMPRESSED 0x00000050 Data RW 1660 .data CVWL368.lib(drv_timer.o) + 0x000708c0 COMPRESSED 0x00000004 Data RW 1716 .data CVWL368.lib(hal_internal_vsync.o) + 0x000708c4 COMPRESSED 0x00000008 Data RW 2081 .data CVWL368.lib(drv_rxbr.o) + 0x000708cc COMPRESSED 0x00000004 Data RW 2154 .data CVWL368.lib(drv_vidc.o) + 0x000708d0 COMPRESSED 0x00000001 Data RW 2279 .data CVWL368.lib(drv_phy_common.o) + 0x000708d1 COMPRESSED 0x00000003 PAD + 0x000708d4 COMPRESSED 0x0000000c Data RW 2299 .data CVWL368.lib(drv_chip_info.o) + 0x000708e0 COMPRESSED 0x00000008 Data RW 2448 .data CVWL368.lib(drv_uart.o) + 0x000708e8 COMPRESSED 0x0000000c Data RW 2515 .data CVWL368.lib(drv_wdg.o) + 0x000708f4 COMPRESSED 0x00000004 Data RW 2886 .data mc_p.l(stdout.o) + 0x000708f8 COMPRESSED 0x00000004 Data RW 2898 .data mc_p.l(errno.o) + 0x000708fc - 0x00000190 Zero RW 284 .bss app_tp_transfer.o + 0x00070a8c - 0x000000c0 Zero RW 567 .bss CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070b4c - 0x00000048 Zero RW 660 .bss CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070b94 - 0x00000100 Zero RW 954 .bss CVWL368.lib(tau_log.o) + 0x00070c94 - 0x000000d0 Zero RW 969 .bss CVWL368.lib(hal_uart.o) + 0x00070d64 - 0x0000001c Zero RW 1201 .bss CVWL368.lib(drv_dma.o) + 0x00070d80 - 0x00000040 Zero RW 1338 .bss CVWL368.lib(drv_gpio.o) + 0x00070dc0 - 0x00000140 Zero RW 1376 .bss CVWL368.lib(drv_i2c_dma.o) + 0x00070f00 - 0x00000958 Zero RW 1714 .bss CVWL368.lib(hal_internal_vsync.o) + 0x00071858 - 0x00001030 Zero RW 1758 .bss CVWL368.lib(dcs_packet_fifo.o) + 0x00072888 - 0x00000020 Zero RW 2343 .bss CVWL368.lib(hal_spi_slave.o) + 0x000728a8 - 0x00001000 Zero RW 517 STACK startup_armcm0.o + + +============================================================================== + +Image component sizes + + + Code (inc. data) RO Data RW Data ZI Data Debug Object Name + + 4442 780 9268 48 0 35915 ap_demo.o + 1592 62 8159 289 0 13956 app_tp_for_custom_s8.o + 1112 116 0 46 400 12706 app_tp_transfer.o + 36 6 0 0 0 477 board.o + 10 0 0 0 0 9575 main.o + 120 18 192 0 4096 2060 startup_armcm0.o + + ---------------------------------------------------------------------- + 7316 982 17667 384 4496 74689 Object Totals + 0 0 48 0 0 0 (incl. Generated) + 4 0 0 1 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Member Name + + 216 32 0 0 4144 252 dcs_packet_fifo.o + 296 96 0 12 0 256 drv_chip_info.o + 192 82 20 12 0 264 drv_common.o + 420 90 0 0 0 1200 drv_crgu.o + 410 28 0 0 28 796 drv_dma.o + 232 28 0 0 0 340 drv_dsc_dec.o + 1652 500 0 0 0 1332 drv_dsi_rx.o + 1476 118 0 0 0 2428 drv_dsi_tx.o + 118 0 0 0 0 256 drv_efuse.o + 10 0 0 0 0 60 drv_fls.o + 784 112 0 4 64 1236 drv_gpio.o + 588 88 0 8 320 624 drv_i2c_dma.o + 360 86 0 4 0 456 drv_i2c_master.o + 324 74 0 8 0 516 drv_i2c_slave.o + 668 6 0 0 0 1444 drv_lcdc.o + 492 28 0 0 0 1112 drv_memc.o + 112 36 8 1188 0 376 drv_param_init.o + 428 30 390 1 0 664 drv_phy_common.o + 140 32 0 12 0 316 drv_pwm.o + 112 24 0 0 0 180 drv_pwr.o + 682 66 0 8 0 1448 drv_rxbr.o + 104 24 0 4 0 188 drv_spi_master.o + 160 20 0 8 0 260 drv_swire.o + 300 64 0 1 0 628 drv_sys_cfg.o + 354 34 0 80 0 932 drv_timer.o + 698 18 0 8 0 680 drv_uart.o + 510 28 0 4 0 1452 drv_vidc.o + 156 22 0 12 0 316 drv_wdg.o + 2992 304 72 8 192 1600 hal_dsi_rx_ctrl.o + 4312 278 0 1 72 2384 hal_dsi_tx_ctrl.o + 450 48 210 0 0 752 hal_gpio.o + 212 40 0 1 0 340 hal_i2c_master.o + 544 76 0 28 0 400 hal_i2c_slave.o + 6676 1502 308 4 2392 2264 hal_internal_vsync.o + 116 4 0 0 0 148 hal_pwm.o + 14 0 0 0 0 68 hal_spi_master.o + 580 32 0 0 32 136 hal_spi_slave.o + 40 0 0 0 0 136 hal_swire.o + 196 32 0 0 0 408 hal_system.o + 184 6 0 0 0 276 hal_timer.o + 156 18 0 0 208 144 hal_uart.o + 1076 324 0 0 192 1980 irq_redirect .o + 48 10 0 18 0 68 norflash.o + 58 0 0 0 0 128 tau_delay.o + 60 10 0 0 256 156 tau_log.o + 200 20 0 0 0 76 ceil.o + 72 6 0 0 0 76 sqrt.o + 86 0 0 0 0 0 __dczerorl2.o + 0 0 0 0 0 0 entry.o + 0 0 0 0 0 0 entry10a.o + 0 0 0 0 0 0 entry11a.o + 8 4 0 0 0 0 entry2.o + 4 0 0 0 0 0 entry5.o + 0 0 0 0 0 0 entry7b.o + 0 0 0 0 0 0 entry8b.o + 8 4 0 0 0 0 entry9a.o + 12 6 0 4 0 60 errno.o + 30 0 0 0 0 0 handlers.o + 40 0 0 0 0 72 idiv.o + 36 8 0 0 0 68 init.o + 0 0 0 0 0 0 iusefp.o + 32 0 0 0 0 68 llshl.o + 38 0 0 0 0 68 llsshr.o + 34 0 0 0 0 68 llushr.o + 36 0 0 0 0 60 memcpya.o + 36 0 0 0 0 100 memseta.o + 2298 104 0 0 0 544 printfa.o + 0 0 0 4 0 0 stdout.o + 44 0 0 0 0 72 uidiv.o + 96 0 0 0 0 84 uldiv.o + 40 2 0 0 0 68 cdcmple.o + 40 2 0 0 0 68 cdrcmple.o + 20 0 0 0 0 68 cfrcmple.o + 356 4 0 0 0 140 dadd.o + 240 6 0 0 0 84 ddiv.o + 236 0 0 0 0 216 depilogue.o + 72 10 0 0 0 72 dfixi.o + 60 10 0 0 0 68 dfixui.o + 64 10 0 0 0 68 dfixul.o + 28 4 0 0 0 68 dfltui.o + 208 6 0 0 0 88 dmul.o + 162 0 0 0 0 80 dsqrt.o + 40 0 0 0 0 60 f2d.o + 178 0 0 0 0 108 fadd.o + 124 0 0 0 0 72 fdiv.o + 130 0 0 0 0 144 fepilogue.o + 50 0 0 0 0 60 ffixi.o + 40 0 0 0 0 60 ffixui.o + 22 0 0 0 0 68 fflti.o + 14 0 0 0 0 68 ffltui.o + 122 0 0 0 0 72 fmul.o + 24 0 0 0 0 60 fscalb.o + + ---------------------------------------------------------------------- + 35136 4656 1013 1452 7900 34676 Library Totals + 48 0 5 10 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Name + + 29708 4450 1008 1434 7900 31400 CVWL368.lib + 272 26 0 0 0 152 m_ps.l + 2838 126 0 8 0 1264 mc_p.l + 2270 54 0 0 0 1860 mf_p.l + + ---------------------------------------------------------------------- + 35136 4656 1013 1452 7900 34676 Library Totals + + ---------------------------------------------------------------------- + +============================================================================== + + + Code (inc. data) RO Data RW Data ZI Data Debug + + 42452 5638 18680 1836 12396 85321 Grand Totals + 42452 5638 18680 992 12396 85321 ELF Image Totals (compressed) + 42452 5638 18680 992 0 0 ROM Totals + +============================================================================== + + Total RO Size (Code + RO Data) 61132 ( 59.70kB) + Total RW Size (RW Data + ZI Data) 14232 ( 13.90kB) + Total ROM Size (Code + RO Data + RW Data) 62124 ( 60.67kB) + +============================================================================== + diff --git a/project/ISP_368/Listings/WL368_NOTE20_CSOT667.map b/project/ISP_368/Listings/WL368_NOTE20_CSOT667.map new file mode 100644 index 0000000..7f14568 --- /dev/null +++ b/project/ISP_368/Listings/WL368_NOTE20_CSOT667.map @@ -0,0 +1,5283 @@ +Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] + +============================================================================== + +Section Cross References + + main.o(i.main) refers to board.o(i.board_Init) for board_Init + main.o(i.main) refers to ap_demo.o(i.ap_demo) for ap_demo + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.Gpio_swire_output) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.Gpio_swire_output) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) for hal_dsi_rx_ctrl_get_max_ret_size + ap_demo.o(i.ap_dcs_read) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) for hal_dsi_rx_ctrl_send_ack_cmd + ap_demo.o(i.ap_dcs_read) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_dcs_read) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.ap_demo) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.open_mipi_rx) for open_mipi_rx + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_I2C_init) for app_tp_I2C_init + ap_demo.o(i.ap_demo) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_mipi_tx) for init_mipi_tx + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_init) for app_tp_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_init) for hal_timer_init + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.init_panel) for init_panel + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_phone_clear_reset_on) for app_tp_phone_clear_reset_on + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_start) for app_tp_transfer_screen_start + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.app_tp_calibration_exec) for app_tp_calibration_exec + ap_demo.o(i.ap_demo) refers to app_tp_transfer.o(i.app_tp_transfer_screen_int) for app_tp_transfer_screen_int + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + ap_demo.o(i.ap_demo) refers to hal_gpio.o(i.hal_gpio_set_ap_reset_int) for hal_gpio_set_ap_reset_int + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) for hal_dsi_tx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) for hal_dsi_tx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) for hal_dsi_rx_ctrl_stop + ap_demo.o(i.ap_demo) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) for hal_dsi_rx_ctrl_deinit + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_open) for hal_swire_open + ap_demo.o(i.ap_demo) refers to hal_swire.o(i.hal_swire_deinit) for hal_swire_deinit + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_stop) for hal_timer_stop + ap_demo.o(i.ap_demo) refers to hal_timer.o(i.hal_timer_deinit) for hal_timer_deinit + ap_demo.o(i.ap_demo) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_demo) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_in + ap_demo.o(i.ap_demo) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.soft_timer3_cb) for soft_timer3_cb + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.set_tear_on) for i.set_tear_on + ap_demo.o(i.ap_demo) refers to ap_demo.o(i.ap_reset_cb) for ap_reset_cb + ap_demo.o(i.ap_get_reg_ca) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_get_reg_ca) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_get_reg_df) refers to memcpya.o(.text) for __aeabi_memcpy4 + ap_demo.o(i.ap_get_reg_df) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) for hal_dsi_tx_ctrl_set_ccm + ap_demo.o(i.ap_get_reg_df) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_reset_cb) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_pvd) for hal_system_set_pvd + ap_demo.o(i.ap_reset_cb) refers to hal_system.o(i.hal_system_set_vcc) for hal_system_set_vcc + ap_demo.o(i.ap_set_backlight_51) refers to idiv.o(.text) for __aeabi_idivmod + ap_demo.o(i.ap_set_backlight_51) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_backlight_51) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_display_off) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_display_off) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_display_off) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_display_on) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) for hal_dsi_rx_ctrl_set_sw_tear_mode + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(i.Gpio_swire_output) for Gpio_swire_output + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + ap_demo.o(i.ap_set_enter_sleep_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.ap_set_enter_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_enter_sleep_mode) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_exit_sleep_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.ap_set_exit_sleep_mode) refers to ap_demo.o(.data) for .data + ap_demo.o(i.ap_set_tp_calibration_04) refers to ap_demo.o(.data) for .data + ap_demo.o(i.app_tp_calibration_exec) refers to app_tp_transfer.o(i.ap_tp_calibration) for ap_tp_calibration + ap_demo.o(i.app_tp_calibration_exec) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.app_tp_calibration_exec) refers to ap_demo.o(.data) for .data + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) for hal_dsi_tx_ctrl_create_handle + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + ap_demo.o(i.init_mipi_tx) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) for hal_dsi_tx_ctrl_set_overwrite_rgb + ap_demo.o(i.init_mipi_tx) refers to ap_demo.o(.data) for .data + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) for hal_dsi_tx_ctrl_panel_reset_pin + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayMs) for delayMs + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) for hal_dsi_tx_ctrl_enter_init_panel_mode + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) for hal_dsi_tx_ctrl_write_array_cmd + ap_demo.o(i.init_panel) refers to tau_delay.o(i.delayUs) for delayUs + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) for hal_dsi_tx_ctrl_write_cmd + ap_demo.o(i.init_panel) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + ap_demo.o(i.init_panel) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) for hal_dsi_tx_ctrl_exit_init_panel_mode + ap_demo.o(i.init_panel) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.init_panel) refers to ap_demo.o(.constdata) for .constdata + ap_demo.o(i.init_panel) refers to ap_demo.o(i.set_tear_on) for i.set_tear_on + ap_demo.o(i.open_mipi_rx) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) for hal_dsi_rx_ctrl_create_handle + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) for hal_dsi_rx_ctrl_set_cus_sync_line + ap_demo.o(i.open_mipi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.data) for .data + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(.constdata) for .constdata + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.ap_dcs_read) for ap_dcs_read + ap_demo.o(i.open_mipi_rx) refers to ap_demo.o(i.pps_update_handle) for pps_update_handle + ap_demo.o(i.pps_update_handle) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) for hal_dsi_rx_ctrl_toggle_resolution + ap_demo.o(i.pps_update_handle) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.pps_update_handle) refers to ap_demo.o(.data) for .data + ap_demo.o(i.set_tear_on) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + ap_demo.o(i.set_tear_on) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) for hal_dsi_rx_ctrl_set_tear_mode_ex + ap_demo.o(i.set_tear_on) refers to tau_log.o(i.LOG_printf) for LOG_printf + ap_demo.o(i.set_tear_on) refers to ap_demo.o(.data) for .data + ap_demo.o(i.soft_timer3_cb) refers to hal_timer.o(i.hal_timer_start) for hal_timer_start + ap_demo.o(i.soft_timer3_cb) refers to app_tp_for_custom_s8.o(.data) for tp_sleep_count + ap_demo.o(i.soft_timer3_cb) refers to ap_demo.o(.data) for .data + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_on) for ap_set_display_on + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_display_off) for ap_set_display_off + ap_demo.o(.constdata) refers to ap_demo.o(i.set_tear_on) for set_tear_on + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_df) for ap_get_reg_df + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_get_reg_ca) for ap_get_reg_ca + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_backlight_51) for ap_set_backlight_51 + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_tp_calibration_04) for ap_set_tp_calibration_04 + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_enter_sleep_mode) for ap_set_enter_sleep_mode + ap_demo.o(.constdata) refers to ap_demo.o(i.ap_set_exit_sleep_mode) for ap_set_exit_sleep_mode + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.S20_Start_init) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.S20_Start_init) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_ctrl_eint) for hal_gpio_ctrl_eint + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_init_eint) for hal_gpio_init_eint + app_tp_transfer.o(i.S20_Start_init) refers to hal_gpio.o(i.hal_gpio_reg_eint_cb) for hal_gpio_reg_eint_cb + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.S20_Start_init) refers to app_tp_transfer.o(i.app_tp_screen_int_callback) for app_tp_screen_int_callback + app_tp_transfer.o(i.S20_Start_init) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(i.app_tp_m_write) for app_tp_m_write + app_tp_transfer.o(i.ap_tp_calibration) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.ap_tp_calibration) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.ap_tp_calibration) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_init) for hal_i2c_s_init + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_set_transfer) for hal_i2c_s_set_transfer + app_tp_transfer.o(i.app_tp_I2C_init) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(i.app_tp_i2cs_callback) for app_tp_i2cs_callback + app_tp_transfer.o(i.app_tp_I2C_init) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) for app_tp_phone_analysis_data + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_s_read) for app_tp_s_read + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(i.app_tp_s_write) for app_tp_s_write + app_tp_transfer.o(i.app_tp_i2cs_callback) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + app_tp_transfer.o(i.app_tp_init) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_init) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + app_tp_transfer.o(i.app_tp_init) refers to hal_i2c_master.o(i.hal_i2c_m_dma_init) for hal_i2c_m_dma_init + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_phone_output_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_m_read) refers to hal_i2c_master.o(i.hal_i2c_m_dma_read) for hal_i2c_m_dma_read + app_tp_transfer.o(i.app_tp_m_transfer_complate) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_m_write) refers to hal_i2c_master.o(i.hal_i2c_m_dma_write) for hal_i2c_m_dma_write + app_tp_transfer.o(i.app_tp_phone_clear_reset_on) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_phone_reset_on) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_s_read) refers to hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) for hal_i2c_s_nonblocking_read + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_write_complate) for hal_i2c_s_write_complate + app_tp_transfer.o(i.app_tp_s_transfer_complate) refers to hal_i2c_slave.o(i.hal_i2c_s_read_complate) for hal_i2c_s_read_complate + app_tp_transfer.o(i.app_tp_s_write) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_write) for hal_i2c_s_dma_write + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_init_output) for hal_gpio_init_output + app_tp_transfer.o(i.app_tp_screen_init) refers to tau_delay.o(i.delayUs) for delayUs + app_tp_transfer.o(i.app_tp_screen_init) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_transfer.o(i.app_tp_screen_init) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_rst_pad + app_tp_transfer.o(i.app_tp_screen_int_callback) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(i.S20_Start_init) for S20_Start_init + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to app_tp_for_custom_s8.o(.constdata) for screen_reg_start_data_size + app_tp_transfer.o(i.app_tp_transfer_screen_const) refers to ap_demo.o(.data) for phone_start_flag + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_i2c_master.o(i.hal_i2c_m_transfer_complate) for hal_i2c_m_transfer_complate + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_spi_master.o(i.hal_spi_m_clear_rxfifo) for hal_spi_m_clear_rxfifo + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_m_read) for app_tp_m_read + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to tau_delay.o(i.delayMs) for delayMs + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to hal_gpio.o(i.hal_gpio_get_input_data) for hal_gpio_get_input_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) for app_tp_screen_analysis_int + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.data) for .data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for screen_reg_int_data + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_transfer.o(.bss) for .bss + app_tp_transfer.o(i.app_tp_transfer_screen_int) refers to app_tp_for_custom_s8.o(.data) for g_screen_input_int_pad + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(i.app_tp_transfer_screen_const) for app_tp_transfer_screen_const + app_tp_transfer.o(i.app_tp_transfer_screen_start) refers to app_tp_transfer.o(.data) for .data + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init) for hal_system_init + board.o(i.board_Init) refers to hal_system.o(i.hal_system_enable_systick) for hal_system_enable_systick + board.o(i.board_Init) refers to hal_system.o(i.hal_system_init_console) for hal_system_init_console + board.o(i.board_Init) refers to hal_system.o(i.hal_system_set_phy_calibration) for hal_system_set_phy_calibration + startup_armcm0.o(RESET) refers to startup_armcm0.o(STACK) for __initial_sp + startup_armcm0.o(RESET) refers to startup_armcm0.o(.text) for Reset_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.HardFault_Handler) for HardFault_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SysTick_Handler) for SysTick_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VIDC_IRQn_Handler) for VIDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.LCDC_IRQn_Handler) for LCDC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_RX_IRQn_Handler) for MIPI_RX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MIPI_TX_IRQn_Handler) for MIPI_TX_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.MEMC_IRQn_Handler) for MEMC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.VPRE_IRQn_Handler) for VPRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.FLSCTRL_IRQn_Handler) for FLSCTRL_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.DMA_IRQn_Handler) for DMA_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER0_IRQn_Handler) for TIMER0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER1_IRQn_Handler) for TIMER1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER2_IRQn_Handler) for TIMER2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.TIMER3_IRQn_Handler) for TIMER3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.WDG_IRQn_Handler) for WDG_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.UART_IRQn_Handler) for UART_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C0_IRQn_Handler) for I2C0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.I2C1_IRQn_Handler) for I2C1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIS_IRQn_Handler) for SPIS_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SPIM_IRQn_Handler) for SPIM_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.ADC_IRQn_Handler) for ADC_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.PWMDET_IRQn_Handler) for PWMDET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.SWIRE_IRQn_Handler) for SWIRE_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.AP_NRESET_IRQn_Handler) for AP_NRESET_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT0_IRQn_Handler) for EXTI_INT0_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT1_IRQn_Handler) for EXTI_INT1_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT2_IRQn_Handler) for EXTI_INT2_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT3_IRQn_Handler) for EXTI_INT3_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT4_IRQn_Handler) for EXTI_INT4_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT5_IRQn_Handler) for EXTI_INT5_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT6_IRQn_Handler) for EXTI_INT6_IRQn_Handler + startup_armcm0.o(RESET) refers to irq_redirect .o(i.EXTI_INT7_IRQn_Handler) for EXTI_INT7_IRQn_Handler + startup_armcm0.o(.text) refers to entry.o(.ARM.Collect$$$$00000000) for __main + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video) refers to drv_vidc.o(i.drv_vidc_set_module_enable) for drv_vidc_set_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) for hal_internal_vsync_get_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) for dcs_packet_get_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) for dcs_packet_free_fifo_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg) for drv_dsi_rx_set_ddi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg) for drv_dsi_rx_set_ipi_pg_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to drv_memc.o(i.drv_memc_gen_a_tear_signal) for drv_memc_gen_a_tear_signal + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) for drv_dsi_rx_get_max_ret_size + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) for hal_dsi_rx_ctrl_init_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_rx) for hal_internal_vsync_init_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) for hal_dsi_rx_ctrl_init_dsi_rx + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) for hal_dsi_rx_ctrl_init_rxbr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_dsc_dec.o(i.drv_dsc_dec_disable) for drv_dsc_dec_disable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) for hal_dsi_rx_ctrl_init_vidc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) for hal_dsi_rx_ctrl_init_memc + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to drv_chip_info.o(i.drv_chip_rx_init_done) for drv_chip_rx_init_done + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_vidc_src) for drv_crgu_set_vidc_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_src) for drv_crgu_set_fb_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_fb_div) for drv_crgu_set_fb_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) for drv_dsi_rx_set_ctrl_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) for drv_dsi_rx_set_up_phy + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) for drv_dsi_rx_set_lane_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_inten) for drv_dsi_rx_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) for drv_dsi_rx_set_resp_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) for drv_dsi_rx_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) for hal_internal_vsync_get_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_color_format) for drv_rxbr_set_color_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) for drv_rxbr_set_ltpo_drop_th + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_cfg) for drv_rxbr_set_usr_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_col) for drv_rxbr_set_usr_col + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_usr_row) for drv_rxbr_set_usr_row + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) for drv_rxbr_hline_rcv_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to drv_rxbr.o(i.drv_rxbr_enable_irq) for drv_rxbr_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_src_parameter) for drv_vidc_set_src_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_dst_parameter) for drv_vidc_set_dst_parameter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_init_module_enable) for drv_vidc_init_module_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_rotation) for drv_vidc_set_rotation + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_step) for drv_vidc_set_scld_step + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_h) for drv_param_init_get_scld_filter_h + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_init_get_scld_filter_v) for drv_param_init_get_scld_filter_v + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitr) for drv_vidc_set_p2r_hinitr + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hinitb) for drv_vidc_set_p2r_hinitb + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_param_init.o(i.drv_param_p2r_filter_init) for drv_param_p2r_filter_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) for drv_vidc_set_p2r_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_mirror) for drv_vidc_set_mirror + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_pu_ctrl) for drv_vidc_set_pu_ctrl + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to drv_vidc.o(i.drv_vidc_enable_irq) for drv_vidc_enable_irq + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) for hal_internal_vsync_get_tx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) for drv_rxbr_set_ack_pkt_header + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) refers to hal_dsi_rx_ctrl.o(.conststring) for .conststring + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef0) for drv_vidc_set_scld_hcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_hcoef1) for drv_vidc_set_scld_hcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef0) for drv_vidc_set_scld_vcoef0 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_vidc.o(i.drv_vidc_set_scld_vcoef1) for drv_vidc_set_scld_vcoef1 + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to drv_param_init.o(i.drv_param_init_set_scld_filter) for drv_param_init_set_scld_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) for hal_internal_vsync_set_sync_line + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) for hal_internal_vsync_set_dcs_direct_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) for drv_dsi_rx_calc_ipi_tx_delay + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) for drv_dsi_rx_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_update_src_format) for drv_vidc_update_src_format + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to drv_vidc.o(i.drv_vidc_set_pentile_swap) for drv_vidc_set_pentile_swap + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) for hal_dsi_rx_ctrl_set_rxbr_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) for drv_dsi_rx_set_ddi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) for hal_dsi_rx_ctrl_set_ipi_cfg + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk) refers to hal_dsi_rx_ctrl.o(.data) for .data + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_src) for drv_crgu_set_rxbr_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_rxbr_div) for drv_crgu_set_rxbr_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) for hal_internal_vsync_set_tear_mode + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to drv_dsi_rx.o(i.drv_dsi_rx_power_up) for drv_dsi_rx_power_up + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to drv_dsi_rx.o(i.drv_dsi_rx_shut_down) for drv_dsi_rx_shut_down + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) for hal_internal_vsync_set_rx_state + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate) refers to hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) for hal_internal_vsync_toggle_input_frame_rate + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) for hal_internal_sync_input_resolution_change + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution_ex) refers to hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) for hal_internal_sync_input_resolution_change_ex + hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution_ex) refers to hal_dsi_rx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fscalb.o(.text) for __ARM_scalbnf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fflti.o(.text) for __aeabi_i2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) for drv_dsi_tx_set_video_chunk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) for drv_dsi_tx_set_video_timing + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to fadd.o(.text) for __aeabi_fadd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to ffixui.o(.text) for __aeabi_f2uiz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) for hal_internal_sync_get_hight_performan_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) refers to hal_dsi_tx_ctrl.o(.conststring) for .conststring + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic) refers to hal_internal_vsync.o(i.hal_internal_vsync_update_lcdc_addr) for hal_internal_vsync_update_lcdc_addr + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_cmd_mode_rcv_te) refers to hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) for hal_internal_sync_cmd_mode_rcv_te + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) refers to hal_dsi_tx_ctrl.o(.constdata) for .constdata + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_mode_init) for hal_dsi_tx_ctrl_draw_mode_init + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) for hal_dsi_tx_ctrl_set_rect_pixel_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_mode_init) for hal_dsi_tx_ctrl_draw_mode_init + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) for drv_dsi_tx_phy_ulps_enter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) for drv_dsi_tx_command_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) for drv_dsi_tx_phy_ulps_exit + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) for hal_dsi_tx_ctrl_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_init_tx) for hal_internal_vsync_init_tx + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) for hal_dsi_tx_config_params_for_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) for hal_dsi_tx_count_lane_rate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) for hal_dsi_tx_init_phy_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) for drv_dsi_tx_phy_test_setup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) for hal_lcdc_init_clk + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) for hal_lcdc_init_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) for hal_dsi_tx_init_dpi_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) for hal_dsi_tx_init_data_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) for hal_dsi_tx_init_remains + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) for hal_dsi_tx_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) for drv_dsi_tx_phy_status_ready + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to drv_dsi_tx.o(i.drv_dsi_tx_powerup) for drv_dsi_tx_powerup + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload) for drv_dsi_tx_command_get_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd) refers to memcpya.o(.text) for __aeabi_memcpy + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_param_init.o(i.drv_param_init_set_ccm) for drv_param_init_set_ccm + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter) refers to drv_param_init.o(i.drv_param_init_set_sclu_filter) for drv_param_init_set_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) for drv_lcdc_config_overwrite_rgb + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) for drv_lcdc_config_partial_display_enable + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) refers to drv_lcdc.o(i.drv_lcdc_config_partial_display_area) for drv_lcdc_config_partial_display_area + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dflti.o(.text) for __aeabi_i2d + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dmul.o(.text) for __aeabi_dmul + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to ddiv.o(.text) for __aeabi_ddiv + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to dfixi.o(.text) for __aeabi_d2iz + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_vpg) for drv_dsi_tx_set_vpg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker) for hal_dsi_tx_ctrl_draw_flicker + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard) for hal_dsi_tx_ctrl_draw_chessboard + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) for drv_lcdc_set_video_hw_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) for hal_internal_vsync_set_tx_state + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) for hal_dsi_tx_send_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_mode) for drv_dsi_tx_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) for drv_dsi_tx_edpi_cmd_size + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) for hal_dsi_tx_init_video_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) refers to hal_dsi_tx_ctrl.o(.data) for .data + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) for drv_dsi_tx_dpi_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) for drv_dsi_tx_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) for drv_dsi_tx_dpi_lpcmd_time + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_int) for drv_dsi_tx_set_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_int) for drv_dsi_tx_config_int + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) for drv_dsi_tx_phy_lane_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) for drv_dsi_tx_phy_time_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_response_mode) for drv_dsi_tx_response_mode + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) for drv_dsi_tx_set_esc_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) for drv_dsi_tx_set_time_out_div + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) for drv_dsi_tx_timeout_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) for drv_dsi_tx_config_eotp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) for drv_dsi_tx_phy_clock_lane_req_hs + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) for drv_dsi_tx_phy_clock_lane_auto_lp + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) for drv_dsi_tx_video_mode_cfg + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) for drv_dsi_tx_set_bta_ack + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) for drv_dsi_tx_video_mode_set_lp_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) for drv_dsi_tx_video_mode_disable_hact_cmd + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) for hal_dsi_tx_calc_video_chunks + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) for drv_dsi_tx_get_cmd_status + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_header) for drv_dsi_tx_command_header + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) refers to hal_dsi_tx_ctrl.o(.bss) for .bss + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_disp_mode) for drv_lcdc_config_disp_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_edpi_mode) for drv_lcdc_config_edpi_mode + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_endianness) for drv_lcdc_config_endianness + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_thresh) for drv_lcdc_config_thresh + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) for drv_lcdc_config_dpi_polarity + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) refers to drv_lcdc.o(i.drv_lcdc_config_src_parameter) for drv_lcdc_config_src_parameter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dadd.o(.text) for __aeabi_dadd + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_step) for drv_lcdc_config_scale_up_step + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) for hal_lcdc_config_upscaler + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) for hal_lcdc_config_ccm + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) for hal_lcdc_config_rgb_to_pentile + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to drv_lcdc.o(i.drv_lcdc_config_bypass) for drv_lcdc_config_bypass + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) for hal_lcdc_config_remains + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) refers to hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) for hal_lcdc_init_interrupt + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memseta.o(.text) for __aeabi_memclr4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffltui.o(.text) for __aeabi_ui2f + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_div) for drv_crgu_set_dpi_pre_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_pre_src) for drv_crgu_set_dpi_pre_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_dpi_mux_src) for drv_crgu_set_dpi_mux_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fmul.o(.text) for __aeabi_fmul + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to fdiv.o(.text) for __aeabi_fdiv + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to f2d.o(.text) for __aeabi_f2d + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ceil.o(i.ceil) for ceil + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_lcdc.o(i.drv_lcdc_config_dpi_timing) for drv_lcdc_config_dpi_timing + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_update_dpi_param) for hal_internal_update_dpi_param + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to ffixi.o(.text) for __aeabi_f2iz + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to idiv.o(.text) for __aeabi_idivmod + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_div) for drv_crgu_set_lcdc_div + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) refers to drv_crgu.o(i.drv_crgu_set_lcdc_src) for drv_crgu_set_lcdc_src + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) for hal_internal_vsync_get_sync_line + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_set_int) for drv_lcdc_set_int + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) refers to drv_lcdc.o(i.drv_lcdc_config_int) for drv_lcdc_config_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to drv_gpio.o(i.drv_gpio_set_int) for drv_gpio_set_int + hal_gpio.o(i.hal_gpio_ctrl_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_input_data) refers to drv_gpio.o(i.drv_gpio_get_input_data) for drv_gpio_get_input_data + hal_gpio.o(i.hal_gpio_get_int_type) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_get_pull_state) refers to drv_gpio.o(i.drv_gpio_get_pull_state) for drv_gpio_get_pull_state + hal_gpio.o(i.hal_gpio_get_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) for drv_sys_cfg_sel_gpio_group + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) for drv_sys_cfg_sel_int_trig + hal_gpio.o(i.hal_gpio_init_eint) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_init_eint) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_input) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_input) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_init_output) refers to drv_gpio.o(i.drv_gpio_set_ioe) for drv_gpio_set_ioe + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_gpio.o(i.hal_gpio_init_output) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to drv_gpio.o(i.drv_gpio_register_callback) for drv_gpio_register_callback + hal_gpio.o(i.hal_gpio_reg_eint_cb) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_gpio.o(i.drv_gpio_register_ap_reset_callback) for drv_gpio_register_ap_reset_callback + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) for drv_sys_cfg_sel_ap_rst_trig + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_gpio.o(i.hal_gpio_set_ap_reset_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to drv_gpio.o(i.drv_gpio_set_driving_strength) for drv_gpio_set_driving_strength + hal_gpio.o(i.hal_gpio_set_driving_strength) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode3) for drv_gpio_set_mode3 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode2) for drv_gpio_set_mode2 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode1) for drv_gpio_set_mode1 + hal_gpio.o(i.hal_gpio_set_mode) refers to drv_gpio.o(i.drv_gpio_set_mode0) for drv_gpio_set_mode0 + hal_gpio.o(i.hal_gpio_set_mode) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_output_data) refers to hal_gpio.o(i.drv_gpio_set_output_data) for drv_gpio_set_output_data + hal_gpio.o(i.hal_gpio_set_pull_state) refers to drv_gpio.o(i.drv_gpio_set_pull_state) for drv_gpio_set_pull_state + hal_gpio.o(i.hal_gpio_set_pull_state) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to drv_gpio.o(i.drv_gpio_set_schmitt_trigger) for drv_gpio_set_schmitt_trigger + hal_gpio.o(i.hal_gpio_set_schmitt_trigger) refers to hal_gpio.o(.constdata) for .constdata + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to drv_gpio.o(i.drv_gpio_set_slew_rate) for drv_gpio_set_slew_rate + hal_gpio.o(i.hal_gpio_set_slew_rate) refers to hal_gpio.o(.constdata) for .constdata + hal_i2c_master.o(i.hal_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_deinit) for drv_i2c_m_deinit + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_master_init) for drv_i2c_master_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c1_set_callback) for drv_i2c1_set_callback + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_master.o(i.drv_i2c_m_enable_intr) for drv_i2c_m_enable_intr + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) for drv_i2c_enable_rx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_master.o(i.hal_i2c_m_dma_init) refers to hal_i2c_master.o(i.hal_i2c_master_irq_callback) for hal_i2c_master_irq_callback + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to drv_i2c_dma.o(i.drv_i2c_master_read_dma) for drv_i2c_master_read_dma + hal_i2c_master.o(i.hal_i2c_m_dma_read) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_master_write_dma) for drv_i2c_master_write_dma + hal_i2c_master.o(i.hal_i2c_m_dma_write) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_master.o(i.hal_i2c_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_master.o(i.hal_i2c_m_transfer_complate) refers to hal_i2c_master.o(.data) for .data + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) for drv_i2c_m_clear_it_pending_bit + hal_i2c_master.o(i.hal_i2c_master_irq_callback) refers to hal_i2c_master.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_set_intr) for drv_i2c_s_set_intr + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_deinit) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to drv_i2c_dma.o(i.drv_i2c_slave_write_dma) for drv_i2c_slave_write_dma + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_dma_write) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_slave_init) for drv_i2c_slave_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_master.o(i.drv_i2c1_set_callback) for drv_i2c1_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_config_intr) for drv_i2c_s_config_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c_s_set_intr) for drv_i2c_s_set_intr + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_dma_init) for drv_i2c_dma_init + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) for drv_i2c_set_dma_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) for drv_i2c_enable_tx_dma + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + hal_i2c_slave.o(i.hal_i2c_s_init) refers to drv_i2c_slave.o(i.drv_i2c0_set_callback) for drv_i2c0_set_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) for hal_i2c_slave_irq_callback + hal_i2c_slave.o(i.hal_i2c_s_init) refers to hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) for hal_i2c_s_dma_user_callback + hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_read_data) for drv_i2c_s_read_data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_read_data) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_sel) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_s_set_transfer) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_complate) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_s_write_data) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) for drv_i2c_s_clear_it_pending_bit + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to drv_i2c_slave.o(i.drv_i2c_s_write_data) for drv_i2c_s_write_data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.data) for .data + hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) refers to hal_i2c_slave.o(.constdata) for .constdata + hal_spi_master.o(i.hal_spi_m_callback) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_master.o(i.hal_spi_m_callback) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_clear_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_deinit) for drv_spi_m_deinit + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_gpio_init) for hal_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_master_init) for drv_spi_master_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_dma_ch6_init) for drv_spi_dma_ch6_init + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) for drv_spi_set_dma_ch6_irq_callback + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + hal_spi_master.o(i.hal_spi_m_dma_init) refers to hal_spi_master.o(i.hal_spi_m_callback) for hal_spi_m_callback + hal_spi_master.o(i.hal_spi_m_dma_read) refers to drv_spi_dma.o(i.drv_spim_dma_read) for drv_spim_dma_read + hal_spi_master.o(i.hal_spi_m_dma_read) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_dma_write) refers to drv_spi_dma.o(i.drv_spim_dma_write) for drv_spim_dma_write + hal_spi_master.o(i.hal_spi_m_dma_write) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_get_transfer_complate) refers to hal_spi_master.o(.data) for .data + hal_spi_master.o(i.hal_spi_m_gpio_init) refers to drv_spi_master.o(i.drv_spi_m_gpio_init) for drv_spi_m_gpio_init + hal_spi_master.o(i.hal_spi_m_read_rxfifo) refers to drv_spi_master.o(i.drv_spi_m_read_data) for drv_spi_m_read_data + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_master.o(i.hal_spi_m_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_swire.o(i.hal_swire_deinit) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_swire_div) for drv_crgu_set_swire_div + hal_swire.o(i.hal_swire_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_swire.o(i.hal_swire_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_swire.o(i.hal_swire_init) refers to drv_swire.o(i.drv_swire_enable) for drv_swire_enable + hal_swire.o(i.hal_swire_open) refers to drv_swire.o(i.drv_swire_set_power_down) for drv_swire_set_power_down + hal_swire.o(i.hal_swire_register_callback) refers to drv_swire.o(i.drv_swire_register_callback) for drv_swire_register_callback + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + hal_swire.o(i.hal_swire_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_bit_time) for drv_swire_set_bit_time + hal_swire.o(i.hal_swire_start) refers to drv_swire.o(i.drv_swire_set_pulse_count) for drv_swire_set_pulse_count + hal_swire.o(i.hal_swire_start) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_deep_sleep_mode) refers to drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode) for drv_pwr_enter_deep_sleep_mode + hal_system.o(i.hal_system_disable_systick) refers to drv_common.o(i.drv_common_disable_systick) for drv_common_disable_systick + hal_system.o(i.hal_system_enable_systick) refers to drv_common.o(i.drv_common_enable_systick) for drv_common_enable_systick + hal_system.o(i.hal_system_flash_power_down) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_power_down) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + hal_system.o(i.hal_system_flash_read) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_read) refers to norflash.o(i.norflash_dual_read) for norflash_dual_read + hal_system.o(i.hal_system_flash_release_power_down) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_release_power_down) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_init) for norflash_init + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_erase_block) for norflash_erase_block + hal_system.o(i.hal_system_flash_write) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_flash_write) refers to norflash.o(i.norflash_write) for norflash_write + hal_system.o(i.hal_system_get_tick) refers to drv_common.o(i.drv_common_get_tick) for drv_common_get_tick + hal_system.o(i.hal_system_idle_mode) refers to drv_common.o(i.drv_common_idle_mode) for drv_common_idle_mode + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_system_clk_src) for drv_pwr_set_system_clk_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_src) for drv_crgu_set_ahb_src + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_ahb_pre_div) for drv_crgu_set_ahb_pre_div + hal_system.o(i.hal_system_init) refers to irq_redirect .o(i.handle_init) for handle_init + hal_system.o(i.hal_system_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) for drv_sys_cfg_clear_all_int + hal_system.o(i.hal_system_init) refers to drv_common.o(i.drv_common_system_init) for drv_common_system_init + hal_system.o(i.hal_system_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_system.o(i.hal_system_init) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_init) refers to drv_common.o(.data) for g_system_clock + hal_system.o(i.hal_system_init_console) refers to hal_uart.o(i.hal_uart_init) for hal_uart_init + hal_system.o(i.hal_system_register_systick_cb) refers to drv_common.o(i.drv_common_systick_register_cb) for drv_common_systick_register_cb + hal_system.o(i.hal_system_set_phy_calibration) refers to drv_phy_common.o(i.drv_phy_enable_calibration) for drv_phy_enable_calibration + hal_system.o(i.hal_system_set_pvd) refers to drv_pwr.o(i.drv_pwr_set_pvd_mode) for drv_pwr_set_pvd_mode + hal_system.o(i.hal_system_set_vcc) refers to drv_pwr.o(i.drv_pwr_set_cp_mode) for drv_pwr_set_cp_mode + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_connect) for drv_fls_gpio_connect + hal_system.o(i.hal_system_share_flash_mode) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + hal_system.o(i.hal_system_sleep_mode) refers to drv_crgu.o(i.drv_crgu_config_clocks) for drv_crgu_config_clocks + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_deinit) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_timer.o(i.hal_timer_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_get_status) refers to drv_timer.o(i.drv_timer_get_status) for drv_timer_get_status + hal_timer.o(i.hal_timer_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + hal_timer.o(i.hal_timer_init) refers to drv_timer.o(i.drv_timer_set_prescaler) for drv_timer_set_prescaler + hal_timer.o(i.hal_timer_set_repeat) refers to drv_timer.o(i.drv_timer_set_repeat) for drv_timer_set_repeat + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_get_prescaler) for drv_timer_get_prescaler + hal_timer.o(i.hal_timer_start_ex) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_start_ex) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_start_ex) refers to drv_common.o(.data) for g_system_clock + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_register_callback) for drv_timer_register_callback + hal_timer.o(i.hal_timer_stop) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + tau_delay.o(i.delayMs) refers to tau_delay.o(i.delayUs) for delayUs + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0vsprintf) for vsprintf + tau_log.o(i.LOG_printf) refers to printfa.o(i.__0printf) for __2printf + tau_log.o(i.LOG_printf) refers to tau_log.o(.bss) for .bss + tau_log.o(i.fgetc) refers to hal_uart.o(i.hal_uart_receive_blocking) for hal_uart_receive_blocking + tau_log.o(i.fputc) refers to hal_uart.o(i.hal_uart_transmit_blocking) for hal_uart_transmit_blocking + app_tp_for_custom_s8.o(i.EncryptCheckEx) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) refers to app_tp_for_custom_s8.o(.constdata) for .constdata + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_transfer.o(i.app_tp_screen_init) for app_tp_screen_init + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to tau_log.o(i.LOG_printf) for LOG_printf + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to app_tp_for_custom_s8.o(i.EncryptCheckEx) for EncryptCheckEx + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to uidiv.o(.text) for __aeabi_uidivmod + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to hal_gpio.o(i.hal_gpio_set_output_data) for hal_gpio_set_output_data + app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) refers to app_tp_for_custom_s8.o(.data) for .data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_1 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_2 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_3 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_4 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_5 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_6 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for screen_data_write_7 + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_point_back + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_data + app_tp_for_custom_s8.o(.data) refers to app_tp_for_custom_s8.o(.data) for phone_reg_coord_back + hal_uart.o(i.hal_uart_deinit) refers to drv_dma.o(i.drv_dma_deinit) for drv_dma_deinit + hal_uart.o(i.hal_uart_deinit) refers to drv_uart.o(i.UART_Deinit) for UART_Deinit + hal_uart.o(i.hal_uart_dmacallback) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_init) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_uart.o(i.hal_uart_init) refers to memseta.o(.text) for __aeabi_memclr4 + hal_uart.o(i.hal_uart_init) refers to drv_uart.o(i.UART_init) for UART_init + hal_uart.o(i.hal_uart_init) refers to drv_common.o(.data) for g_system_clock + hal_uart.o(i.hal_uart_init) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_blocking) refers to drv_uart.o(i.UART_ReadBlocking) for UART_ReadBlocking + hal_uart.o(i.hal_uart_receive_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_receive_dma) refers to drv_uart_dma.o(i.UART_TransferReceiveDMA) for UART_TransferReceiveDMA + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_receive_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + hal_uart.o(i.hal_uart_transmit_blocking) refers to drv_uart.o(i.UART_WriteBlocking) for UART_WriteBlocking + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferCreateHandleDMA) for UART_TransferCreateHandleDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to drv_uart_dma.o(i.UART_TransferSendDMA) for UART_TransferSendDMA + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(.bss) for .bss + hal_uart.o(i.hal_uart_transmit_dma) refers to hal_uart.o(i.hal_uart_dmacallback) for hal_uart_dmacallback + norflash.o(i.app_fls_ctrl_Handler) refers to drv_fls.o(i.fls_clr_interrupt_flag) for fls_clr_interrupt_flag + norflash.o(i.app_fls_ctrl_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + norflash.o(i.app_fls_ctrl_Handler) refers to norflash.o(.data) for .data + norflash.o(i.norflash_best_cfg_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + norflash.o(i.norflash_best_cfg_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_check_id) refers to norflash.o(i.norflash_read_id) for norflash_read_id + norflash.o(i.norflash_check_id) refers to tau_delay.o(i.delayUs) for delayUs + norflash.o(i.norflash_check_id) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_callback) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_read_prepare) for fls_dma_read_prepare + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_read) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_read) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dma_read) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_read) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_create_handle_dma) for fls_transfer_create_handle_dma + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_write_prepare) for fls_dma_write_prepare + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_transfer_dma) for fls_transfer_dma + norflash.o(i.norflash_dma_write) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + norflash.o(i.norflash_dma_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_dma_write) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_dma_write) refers to norflash.o(i.norflash_dma_callback) for norflash_dma_callback + norflash.o(i.norflash_dma_write) refers to norflash.o(.data) for .data + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_dual_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_dual_write) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_dual_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_en4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_en_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_en_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_en_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_dual_hstatus) for norflash_get_dual_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_hstatus) for norflash_get_hstatus + norflash.o(i.norflash_en_quad_check) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_en_quad_check) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_block) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_block) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_chip) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_erase_chip) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_erase_sector) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_erase_sector) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_ex4b) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_read_config_reg) for norflash_read_config_reg + norflash.o(i.norflash_ex4b) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_exit_quad) refers to norflash.o(i.norflash_en_quad_check) for norflash_en_quad_check + norflash.o(i.norflash_exit_quad) refers to drv_fls.o(i.fls_busy_pending) for fls_busy_pending + norflash.o(i.norflash_exit_quad) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_dual_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_hstatus) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_get_status) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_spi_config) for fls_get_default_spi_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_fls_config) for fls_get_default_fls_config + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_get_default_tuning) for fls_get_default_tuning + norflash.o(i.norflash_init) refers to drv_fls.o(i.fls_init) for fls_init + norflash.o(i.norflash_init) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_init) refers to drv_fls.o(.data) for g_fls_tuning + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_qcmd_enable) for fls_qcmd_enable + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_quad_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_switch_fls_spi) for norflash_switch_fls_spi + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_quad_write) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_quad_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_read) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_config_reg) refers to drv_fls.o(i.fls_read_byte_data) for fls_read_byte_data + norflash.o(i.norflash_read_id) refers to drv_fls.o(i.fls_read_cmd) for fls_read_cmd + norflash.o(i.norflash_set_best_cfg) refers to memseta.o(.text) for __aeabi_memclr4 + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_read_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(i.norflash_en_quad) for norflash_en_quad + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.data) for .data + norflash.o(i.norflash_set_best_write_cfg) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_single_mode) for fls_single_mode + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_set_addr_dummy) for fls_set_addr_dummy + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_ddat_enable) for fls_ddat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qdat_enable) for fls_qdat_enable + norflash.o(i.norflash_switch_fls_spi) refers to drv_fls.o(i.fls_qadr_enable) for fls_qadr_enable + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + norflash.o(i.norflash_write_disable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_disable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_disable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_disable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to drv_fls.o(i.fls_write_cmd) for fls_write_cmd + norflash.o(i.norflash_write_enable) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_enable) refers to norflash.o(.bss) for .bss + norflash.o(i.norflash_write_enable) refers to norflash.o(.data) for .data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_enable) for norflash_write_enable + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_enable) for norflash_big_end_enable + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_en_scr) for fls_en_scr + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_write_byte_data) for fls_write_byte_data + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_big_end_clear) for norflash_big_end_clear + norflash.o(i.norflash_write_endian_scr) refers to drv_fls.o(i.fls_scr_clear) for fls_scr_clear + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_get_status) for norflash_get_status + norflash.o(i.norflash_write_endian_scr) refers to norflash.o(i.norflash_write_disable) for norflash_write_disable + drv_common.o(i.app_HardFault_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_common.o(i.app_SysTick_Handler) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_enable_systick) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_common.o(i.drv_common_enable_systick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_get_tick) refers to drv_common.o(.data) for .data + drv_common.o(i.drv_common_system_init) refers to drv_chip_info.o(i.drv_chip_info_init) for drv_chip_info_init + drv_common.o(i.drv_common_systick_register_cb) refers to drv_common.o(.data) for .data + drv_dma.o(i.app_dma_irq_handler) refers to drv_dma.o(i.drv_dma_irq_handler) for drv_dma_irq_handler + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_abort_transfer) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_set_ccr) for drv_dma_set_ccr + drv_dma.o(i.drv_dma_ahb_init) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_dma.o(i.drv_dma_clear_flag) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_create_handle) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_disenable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dma.o(i.drv_dma_enable_channel_interrupts) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dma.o(i.drv_dma_enable_cycle) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_get_remaining_bytes) refers to drv_dma.o(i.drv_dma_channel_is_active) for drv_dma_channel_is_active + drv_dma.o(i.drv_dma_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dma.o(i.drv_dma_init) refers to drv_dma.o(i.drv_dma_ahb_init) for drv_dma_ahb_init + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_get_channel_flag) for drv_dma_get_channel_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_dma.o(i.drv_dma_irq_handler) refers to drv_dma.o(.bss) for .bss + drv_dma.o(i.drv_dma_m2m_init) refers to memseta.o(.text) for __aeabi_memclr4 + drv_dma.o(i.drv_dma_m2m_init) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_dma.o(i.drv_dma_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_dma.o(i.drv_dma_set_burst) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_dma.o(i.drv_dma_set_transfer) refers to drv_dma.o(i.drv_dma_set_burst) for drv_dma_set_burst + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_dma.o(i.drv_dma_start_transfer) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_fls.o(i.drv_fls_gpio_connect) refers to drv_fls.o(i.drv_fls_gpio_disconnect) for drv_fls_gpio_disconnect + drv_fls.o(i.drv_fls_gpio_disconnect) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_EnableClk) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_busy_pending) refers to norflash.o(i.norflash_get_status) for norflash_get_status + drv_fls.o(i.fls_de_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_de_init) refers to drv_dma.o(i.drv_dma_clear_flag) for drv_dma_clear_flag + drv_fls.o(i.fls_de_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_disable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_fls.o(i.fls_enable_it) refers to drv_fls.o(i.fls_set_mc_irq_mask) for fls_set_mc_irq_mask + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_fls.o(i.fls_init) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_spi_init) for fls_spi_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_ctrl_cfg_init) for fls_ctrl_cfg_init + drv_fls.o(i.fls_init) refers to drv_fls.o(i.fls_set_tuning) for fls_set_tuning + drv_fls.o(i.fls_init) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_enable_it) for fls_enable_it + drv_fls.o(i.fls_read_cmd_it) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_fls.o(i.fls_set_mc_irq_mask) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_byte_data) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls.o(i.fls_write_cmd) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) for drv_ap_rst_trig_edge_detect + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_get_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_register_ap_reset_callback) refers to drv_gpio.o(.data) for .data + drv_gpio.o(i.drv_gpio_register_callback) refers to drv_gpio.o(.bss) for .bss + drv_gpio.o(i.drv_gpio_set_driving_strength) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_gpio.o(i.drv_gpio_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_gpio.o(i.drv_gpio_set_pull_state) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_schmitt_trigger) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_gpio.o(i.drv_gpio_set_slew_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_dma.o(i.drv_i2c_dma_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_master.o(i.drv_i2c_m_enable) for drv_i2c_m_enable + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_master_read_dma) refers to drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) for drv_i2c_master_write_read_cmd + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_set_transfer) for drv_dma_set_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_dma.o(i.drv_i2c_master_write_dma) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.data) for .data + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(.bss) for .bss + drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) refers to drv_i2c_dma.o(i.drv_i2c_dma_callback) for drv_i2c_dma_callback + drv_i2c_dma.o(i.drv_i2c_slave_write_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_i2c_master.o(i.app_I2C1_IRQn_Handler) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c1_set_callback) refers to drv_i2c_master.o(.data) for .data + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_i2c_master.o(i.drv_i2c_m_disable_intr) for drv_i2c_m_disable_intr + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_i2c_master.o(i.drv_i2c_m_deinit) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_i2c_master.o(i.drv_i2c_m_enable_intr) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_read_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_m_set_sys_mask) refers to drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_i2c_master.o(i.drv_i2c_m_write_data) refers to drv_i2c_master.o(i.drv_i2c_m_get_fifo_status) for drv_i2c_m_get_fifo_status + drv_i2c_master.o(i.drv_i2c_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_i2c_master.o(i.drv_i2c_master_init) refers to drv_common.o(.data) for g_system_clock + drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c0_set_callback) refers to drv_i2c_slave.o(.data) for .data + drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_i2c_slave.o(i.drv_i2c_s_read_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_s_set_intr) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_i2c_slave.o(i.drv_i2c_s_set_intr) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_i2c_slave.o(i.drv_i2c_s_write_data) refers to drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) for drv_i2c_s_get_fifo_status + drv_i2c_slave.o(i.drv_i2c_slave_init) refers to drv_i2c_slave.o(i.drv_i2c_s_enable) for drv_i2c_s_enable + drv_param_init.o(i.drv_param_init_get_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_h) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_scld_filter_v) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_get_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_ccm) refers to memcpya.o(.text) for __aeabi_memcpy4 + drv_param_init.o(i.drv_param_init_set_ccm) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_scld_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_init_set_sclu_filter) refers to drv_param_init.o(.data) for .data + drv_param_init.o(i.drv_param_p2r_filter_init) refers to drv_param_init.o(.constdata) for .constdata + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel) for drv_dma_disenable_channel + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_dma.o(i.drv_dma_disenable_channel_interrupts) for drv_dma_disenable_channel_interrupts + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_slave.o(i.drv_spi_s_enable_rx_dma) for drv_spi_s_enable_rx_dma + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_abort_dma) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_dma_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_ch6_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_dma.o(i.drv_spi_dma_init) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_create_handle) for drv_dma_create_handle + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) refers to drv_spi_dma.o(i.drv_spi_dma_callback) for drv_spi_dma_callback + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_rx_dma) for drv_spi_m_enable_rx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_read) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_master.o(i.drv_spi_m_enable_tx_dma) for drv_spi_m_enable_tx_dma + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel_interrupts) for drv_dma_enable_channel_interrupts + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spim_dma_write) refers to drv_spi_dma.o(.data) for .data + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_dma.o(i.drv_dma_enable_channel) for drv_dma_enable_channel + drv_spi_dma.o(i.drv_spis_dma_write) refers to drv_spi_dma.o(.bss) for .bss + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.app_SPIM_IRQn_Handler) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_m_deinit) refers to drv_spi_master.o(i.drv_spi_m_switch_sclk) for drv_spi_m_switch_sclk + drv_spi_master.o(i.drv_spi_m_disable_int) refers to drv_spi_master.o(i.__NVIC_ClearPendingIRQ) for __NVIC_ClearPendingIRQ + drv_spi_master.o(i.drv_spi_m_set_intr_callback) refers to drv_spi_master.o(.data) for .data + drv_spi_master.o(i.drv_spi_master_init) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_spi_master.o(i.drv_spi_master_init) refers to drv_common.o(.data) for g_system_clock + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(i.drv_swire_set_int) for drv_swire_set_int + drv_swire.o(i.app_SWIRE_IRQn_Handler) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_register_callback) refers to drv_swire.o(.data) for .data + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_swire.o(i.drv_swire_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) refers to drv_sys_cfg.o(.data) for .data + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) for drv_sys_cfg_sel_ap_rst_lvl_trig + drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) refers to drv_sys_cfg.o(.data) for .data + drv_timer.o(i.app_TIMER0_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER1_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER2_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.app_TIMER3_IRQn_Handler) refers to drv_timer.o(i.drv_timer_handle_interrupt) for drv_timer_handle_interrupt + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_clear_status_flags) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_enable) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_get_instance) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_get_status) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_clear_status_flags) for drv_timer_clear_status_flags + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_enable) for drv_timer_enable + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_int) for drv_timer_set_int + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(i.drv_timer_set_compare_val) for drv_timer_set_compare_val + drv_timer.o(i.drv_timer_handle_interrupt) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_register_callback) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_compare_val) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_timer.o(i.drv_timer_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(i.drv_timer_get_instance) for drv_timer_get_instance + drv_timer.o(i.drv_timer_set_prescaler) refers to drv_timer.o(.data) for .data + drv_timer.o(i.drv_timer_set_repeat) refers to drv_timer.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_param_init.o(i.drv_param_init_get_ccm) for drv_param_init_get_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_ccm) for drv_lcdc_config_ccm + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to ffltui.o(.text) for __aeabi_ui2f + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to fdiv.o(.text) for __aeabi_fdiv + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to f2d.o(.text) for __aeabi_f2d + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) for hal_internal_sync_get_hight_performan_mode + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to ddiv.o(.text) for __aeabi_ddiv + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to sqrt.o(i.sqrt) for sqrt + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dmul.o(.text) for __aeabi_dmul + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to cdcmple.o(.text) for __aeabi_cdcmple + hal_internal_vsync.o(i.calc_framebuffer_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.check_pkt_buf_rev) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.dcs_sw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_data_mode) for drv_memc_set_data_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_waveform) for drv_memc_set_tear_waveform + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) for hal_internal_vsync_get_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_ltpo_mode) for drv_memc_set_ltpo_mode + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_double_buffer) for drv_memc_set_double_buffer + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_active_height) for drv_memc_set_active_height + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_set_inten) for drv_memc_set_inten + hal_internal_vsync.o(i.hal_internal_init_memc) refers to drv_memc.o(i.drv_memc_enable_irq) for drv_memc_enable_irq + hal_internal_vsync.o(i.hal_internal_init_memc) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to drv_lcdc.o(i.drv_lcdc_start) for drv_lcdc_start + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_dsi_tx.o(i.drv_dsi_tx_shutdown) for drv_dsi_tx_shutdown + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) for hal_dsi_rx_ctrl_init + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) for hal_dsi_rx_ctrl_start + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) for drv_lcdc_enable_shadow_reg + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to tau_delay.o(i.delayMs) for delayMs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) for hal_dsi_rx_ctrl_gen_a_tear_signal + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to tau_delay.o(i.delayUs) for delayUs + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) for hal_vsync_reset_lcdc_scaler + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.hal_internal_update_dpi_param) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to ffltui.o(.text) for __aeabi_ui2f + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to fdiv.o(.text) for __aeabi_fdiv + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to fmul.o(.text) for __aeabi_fmul + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to f2d.o(.text) for __aeabi_f2d + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to dadd.o(.text) for __aeabi_dadd + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to ceil.o(i.ceil) for ceil + hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_deinit) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_chip_info.o(i.drv_chip_rx_info_check) for drv_chip_rx_info_check + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq0_callback) for drv_rxbr_register_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_rxbr.o(i.drv_rxbr_register_irq1_callback) for drv_rxbr_register_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to drv_vidc.o(i.drv_vidc_register_callback) for drv_vidc_register_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_init) for dcs_packet_fifo_init + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.soft_gen_te) for soft_gen_te + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.soft_gen_te_double_buffer) for soft_gen_te_double_buffer + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq0_callback) for rxbr_irq0_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.rxbr_irq1_callback) for rxbr_irq1_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_rx) refers to hal_internal_vsync.o(i.vidc_callback) for vidc_callback + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to memcpya.o(.text) for __aeabi_memcpy4 + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) for check_mipi_rx_tx_video_info + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(i.calc_framebuffer_setting) for calc_framebuffer_setting + hal_internal_vsync.o(i.hal_internal_vsync_init_tx) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to drv_rxbr.o(i.drv_rxbr_set_cmd_filter) for drv_rxbr_set_cmd_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) for hal_internal_vsync_set_auto_hw_filter + hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to drv_vidc.o(i.drv_vidc_enable) for drv_vidc_enable + hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.hal_internal_vsync_deinit) for hal_internal_vsync_deinit + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(i.vsync_set_te_mode) for vsync_set_te_mode + hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) for drv_rxbr_frame_drop_cfg + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_get_clk) for drv_rxbr_get_clk + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to ffltui.o(.text) for __aeabi_ui2f + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to fdiv.o(.text) for __aeabi_fdiv + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to tau_delay.o(i.delayMs) for delayMs + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) for hal_internal_sync_get_fb_setting + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_set_fs_en_conditions) for drv_memc_set_fs_en_conditions + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_set_lcdc_st_conditions) for drv_memc_set_lcdc_st_conditions + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_sel_vsync) for drv_memc_sel_vsync + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_set_vidc_sync_cnt) for drv_memc_set_vidc_sync_cnt + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_memc.o(i.drv_memc_rate_transfer_sel) for drv_memc_rate_transfer_sel + hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate) refers to drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) for drv_rxbr_hline_rcv0_cfg + hal_internal_vsync.o(i.hal_internal_vsync_update_lcdc_addr) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to dfltui.o(.text) for __aeabi_ui2d + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to dadd.o(.text) for __aeabi_dadd + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to dfixui.o(.text) for __aeabi_d2uiz + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) for hal_dsi_tx_ctrl_set_partial_disp_area + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) for hal_dsi_tx_ctrl_set_partial_disp + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to drv_param_init.o(i.drv_param_init_get_sclu_filter) for drv_param_init_get_sclu_filter + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) for drv_lcdc_config_scale_up_coef + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to drv_crgu.o(i.drv_crgu_config_reset_modules) for drv_crgu_config_reset_modules + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) for hal_dsi_tx_ctrl_init + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_internal_vsync.o(i.hal_internal_init_memc) for hal_internal_init_memc + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) for hal_dsi_tx_ctrl_start + hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.dcs_sw_filter) for dcs_sw_filter + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) for dcs_packet_fifo_alloc + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) for hal_dsi_rx_ctrl_dsc_async_handler + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) for drv_dsi_tx_command_put_payload + hal_internal_vsync.o(i.rx_get_dcs_packet_data) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_col_addr) for drv_rxbr_get_col_addr + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_get_page_addr) for drv_rxbr_get_page_addr + hal_internal_vsync.o(i.rx_partial_update) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_partial_update) refers to drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) for drv_dsc_dec_get_nslc + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src) for drv_crgu_set_dsco_src + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsco_src_div) for drv_crgu_set_dsco_src_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_crgu.o(i.drv_crgu_set_dsc_core_div) for drv_crgu_set_dsc_core_div + hal_internal_vsync.o(i.rx_partial_update) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_partial_update) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_get_dcs_packet_data) for rx_get_dcs_packet_data + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(i.rx_receive_pps) for rx_receive_pps + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_packet) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rx_receive_packet) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rx_receive_pps) refers to memseta.o(.text) for __aeabi_memclr4 + hal_internal_vsync.o(i.rx_receive_pps) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(i.check_pkt_buf_rev) for check_pkt_buf_rev + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) for drv_dsc_dec_convert_pps_rc_parameter + hal_internal_vsync.o(i.rx_receive_pps) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) for drv_dsi_rx_get_compression_en + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_enable) for drv_dsc_dec_enable + hal_internal_vsync.o(i.rx_receive_pps) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.rx_receive_pps) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_status0) for drv_rxbr_get_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_receive_packet) for rx_receive_packet + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to drv_rxbr.o(i.drv_rxbr_set_inten) for drv_rxbr_set_inten + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq0_callback) refers to hal_internal_vsync.o(i.rx_partial_update) for rx_partial_update + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.drv_rxbr_get_int_source) for drv_rxbr_get_int_source + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) for hal_internal_video_mode_auto_sync + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_status0) for drv_rxbr_clear_status0 + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(i.vpre_err_reset) for vpre_err_reset + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_memc.o(i.drv_memc_set_double_buffer_reverse) for drv_memc_set_double_buffer_reverse + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) for drv_rxbr_clear_pkt_buffer + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.rxbr_irq1_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.soft_gen_te_double_buffer) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.soft_gen_te_double_buffer) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_get_irq_status) for drv_vidc_get_irq_status + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_overwrite) for drv_lcdc_config_overwrite + hal_internal_vsync.o(i.vidc_callback) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_clear_irq) for drv_vidc_clear_irq + hal_internal_vsync.o(i.vidc_callback) refers to drv_vidc.o(i.drv_vidc_set_irqen) for drv_vidc_set_irqen + hal_internal_vsync.o(i.vidc_callback) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vidc_callback) refers to hal_internal_vsync.o(.conststring) for .conststring + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_vidc.o(i.drv_vidc_reset) for drv_vidc_reset + hal_internal_vsync.o(i.vpre_err_reset) refers to drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) for drv_dsc_dec_set_u8_pps + hal_internal_vsync.o(i.vpre_err_reset) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_memc.o(i.drv_memc_set_tear_mode) for drv_memc_set_tear_mode + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_config_int_single) for drv_lcdc_config_int_single + hal_internal_vsync.o(i.vsync_set_te_mode) refers to drv_lcdc.o(i.drv_lcdc_ctrl_flow) for drv_lcdc_ctrl_flow + hal_internal_vsync.o(i.vsync_set_te_mode) refers to uidiv.o(.text) for __aeabi_uidivmod + hal_internal_vsync.o(i.vsync_set_te_mode) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.bss) for .bss + hal_internal_vsync.o(i.vsync_set_te_mode) refers to hal_internal_vsync.o(.data) for .data + hal_internal_vsync.o(.data) refers to hal_internal_vsync.o(.bss) for sg_te_info + dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_fifo_init) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) refers to dcs_packet_fifo.o(.bss) for .bss + dcs_packet_fifo.o(i.dcs_packet_get_fifo_size) refers to dcs_packet_fifo.o(.bss) for .bss + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to ffltui.o(.text) for __aeabi_ui2f + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fdiv.o(.text) for __aeabi_fdiv + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fmul.o(.text) for __aeabi_fmul + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) for drv_dsi_rx_get_color_bpp + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) for drv_dsi_rx_get_color_pcc + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to fadd.o(.text) for __aeabi_fadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to cfrcmple.o(.text) for __aeabi_cfrcmple + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to f2d.o(.text) for __aeabi_f2d + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dadd.o(.text) for __aeabi_dadd + drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) refers to dfixui.o(.text) for __aeabi_d2uiz + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to drv_dsi_rx.o(i.drv_rx_phy_test_read) for drv_rx_phy_test_read + drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_clear) for drv_rx_phy_test_clear + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) for drv_rx_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) for drv_rx_phy_test_write_2_byte + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) refers to drv_dsi_rx.o(i.drv_rx_phy_test_lock) for drv_rx_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_rx.o(i.drv_rx_phy_test_lock) refers to drv_phy_common.o(i.drv_phy_test_lock) for drv_phy_test_lock + drv_dsi_rx.o(i.drv_rx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to drv_dsi_tx.o(i.drv_tx_phy_test_read) for drv_tx_phy_test_read + drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_rate_para) for drv_phy_get_rate_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_pll_para) for drv_phy_get_pll_para + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_phy_common.o(i.drv_phy_get_calibration) for drv_phy_get_calibration + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_enter) for drv_tx_phy_test_enter + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_ref_src) for drv_crgu_set_mipi_ref_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) for drv_crgu_set_mipi_cfg_src + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_clear) for drv_tx_phy_test_clear + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) for drv_tx_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_code) for drv_tx_phy_test_write_code + drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) refers to drv_dsi_tx.o(i.drv_tx_phy_test_exit) for drv_tx_phy_test_exit + drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) for drv_dsi_tx_phy_status_stopstate + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot) for drv_dsi_tx_phy_status_ulpsactivenot + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) for drv_tx_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock) for drv_dsi_tx_phy_status_pll_lock + drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit) refers to drv_dsi_tx.o(i.drv_dsi_tx_version) for drv_dsi_tx_version + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_dsi_tx.o(i.drv_dsi_tx_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_dsi_tx.o(i.drv_tx_phy_test_clear) refers to drv_phy_common.o(i.drv_phy_test_clear) for drv_phy_test_clear + drv_dsi_tx.o(i.drv_tx_phy_test_read) refers to drv_phy_common.o(i.drv_phy_test_read) for drv_phy_test_read + drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_1_byte) for drv_phy_test_write_1_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_2_byte) for drv_phy_test_write_2_byte + drv_dsi_tx.o(i.drv_tx_phy_test_write_code) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_lcdc.o(i.drv_lcdc_config_src_parameter) refers to drv_lcdc.o(i.drv_lcdc_config_input_size) for drv_lcdc_config_input_size + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_lcdc.o(i.drv_lcdc_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_get_status) for drv_memc_get_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_memc.o(i.drv_memc_clear_status) for drv_memc_clear_status + drv_memc.o(i.app_MEMC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_memc.o(i.drv_memc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_ADC_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.app_VPRE_IRQn_Handler) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_EnableIRQ) for __NVIC_EnableIRQ + drv_rxbr.o(i.drv_rxbr_enable_irq) refers to drv_rxbr.o(i.__NVIC_DisableIRQ) for __NVIC_DisableIRQ + drv_rxbr.o(i.drv_rxbr_register_irq0_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_register_irq1_callback) refers to drv_rxbr.o(.data) for .data + drv_rxbr.o(i.drv_rxbr_set_cmd_filter) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + drv_rxbr.o(i.drv_rxbr_soft_reset) refers to drv_crgu.o(i.drv_crgu_set_reset) for drv_crgu_set_reset + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.app_VIDC_IRQn_Handler) refers to drv_vidc.o(.data) for .data + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_vidc.o(i.drv_vidc_enable_irq) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_vidc.o(i.drv_vidc_register_callback) refers to drv_vidc.o(.data) for .data + irq_redirect .o(i.ADC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.AP_NRESET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.DMA_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT4_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT5_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT6_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.EXTI_INT7_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.FLSCTRL_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.HardFault_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.I2C1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.LCDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MEMC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_RX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.MIPI_TX_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.PWMDET_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIM_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SPIS_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SWIRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.SysTick_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER0_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER1_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER2_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.TIMER3_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.UART_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VIDC_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.VPRE_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.WDG_IRQn_Handler) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to irq_redirect .o(.ARM.__AT_0x00070100) for .ARM.__AT_0x00070100 + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_SysTick_Handler) for app_SysTick_Handler + irq_redirect .o(i.handle_init) refers to hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) for app_LCDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) for app_MIPI_RX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) for app_MIPI_TX_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_dma.o(i.app_dma_irq_handler) for app_dma_irq_handler + irq_redirect .o(i.handle_init) refers to norflash.o(i.app_fls_ctrl_Handler) for app_fls_ctrl_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) for app_I2C0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_i2c_master.o(i.app_I2C1_IRQn_Handler) for app_I2C1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to hal_spi_slave.o(i.app_SPIS_IRQn_Handler) for app_SPIS_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_spi_master.o(i.app_SPIM_IRQn_Handler) for app_SPIM_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_VPRE_IRQn_Handler) for app_VPRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_rxbr.o(i.app_ADC_IRQn_Handler) for app_ADC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_vidc.o(i.app_VIDC_IRQn_Handler) for app_VIDC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_memc.o(i.app_MEMC_IRQn_Handler) for app_MEMC_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER0_IRQn_Handler) for app_TIMER0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER1_IRQn_Handler) for app_TIMER1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER2_IRQn_Handler) for app_TIMER2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_timer.o(i.app_TIMER3_IRQn_Handler) for app_TIMER3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_wdg.o(i.app_WDG_IRQn_Handler) for app_WDG_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_uart.o(i.app_UART_IRQn_Handler) for app_UART_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_pwm.o(i.app_PWMDET_IRQn_Handler) for app_PWMDET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_swire.o(i.app_SWIRE_IRQn_Handler) for app_SWIRE_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) for app_AP_NRESET_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) for app_EXTI_INT0_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) for app_EXTI_INT1_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) for app_EXTI_INT2_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) for app_EXTI_INT3_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) for app_EXTI_INT4_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) for app_EXTI_INT5_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) for app_EXTI_INT6_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) for app_EXTI_INT7_IRQn_Handler + irq_redirect .o(i.handle_init) refers to drv_common.o(i.app_HardFault_Handler) for app_HardFault_Handler + drv_efuse.o(i.drv_efuse_enter_inactive) refers to drv_efuse.o(i.drv_efuse_int_enable) for drv_efuse_int_enable + drv_efuse.o(i.drv_efuse_read) refers to drv_efuse.o(i.drv_efuse_read_req) for drv_efuse_read_req + drv_efuse.o(i.drv_efuse_write) refers to drv_efuse.o(i.drv_efuse_write_req) for drv_efuse_write_req + drv_phy_common.o(i.drv_phy_enable_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_chip_info.o(i.drv_chip_info_get_info) for drv_chip_info_get_info + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_phy_common.o(i.drv_phy_get_calibration) refers to drv_phy_common.o(.data) for .data + drv_phy_common.o(i.drv_phy_get_pll_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_get_rate_para) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_phy_common.o(i.drv_phy_get_rate_para) refers to drv_phy_common.o(.constdata) for .constdata + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_1_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_code) for drv_phy_test_write_code + drv_phy_common.o(i.drv_phy_test_write_2_byte) refers to drv_phy_common.o(i.drv_phy_test_write_data) for drv_phy_test_write_data + drv_chip_info.o(i.drv_chip_info_get_info) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_chip_info.o(i.drv_chip_info_init) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_chip_info.o(i.drv_chip_info_init) refers to drv_chip_info.o(.data) for .data + drv_chip_info.o(i.drv_chip_rx_info_check) refers to printfa.o(i.__0printf) for __2printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to tau_log.o(i.LOG_printf) for LOG_printf + drv_chip_info.o(i.drv_chip_rx_info_check) refers to drv_chip_info.o(.data) for .data + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_enter_inactive) for drv_efuse_enter_inactive + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to drv_efuse.o(i.drv_efuse_read) for drv_efuse_read + drv_dsc_dec.o(i.drv_dsc_dec_enable) refers to printfa.o(i.__0printf) for __2printf + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) for __ARM_common_switch8 + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(i.__NVIC_SetPriority) for __NVIC_SetPriority + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + hal_spi_slave.o(i.app_SPIS_IRQn_Handler) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_mode) for hal_gpio_set_mode + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_init_input) for hal_gpio_init_input + hal_spi_slave.o(i.hal_spi_s_set_high_impedance) refers to hal_gpio.o(i.hal_gpio_set_pull_state) for hal_gpio_set_pull_state + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort) refers to drv_spi_dma.o(i.drv_spi_abort_dma) for drv_spi_abort_dma + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_dma.o(i.drv_dma_enable_cycle) for drv_dma_enable_cycle + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to drv_spi_dma.o(i.drv_spis_dma_write) for drv_spis_dma_write + hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_deinit) refers to drv_spi_slave.o(i.drv_spi_s_deinit) for drv_spi_s_deinit + hal_spi_slave.o(i.hal_spi_slave_enable) refers to drv_spi_slave.o(i.drv_spi_s_enable_int) for drv_spi_s_enable_int + hal_spi_slave.o(i.hal_spi_slave_enable) refers to tau_log.o(i.LOG_printf) for LOG_printf + hal_spi_slave.o(i.hal_spi_slave_enable) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_gpio_init) refers to drv_spi_slave.o(i.drv_spi_s_gpio_init) for drv_spi_s_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(i.hal_spi_slave_gpio_init) for hal_spi_slave_gpio_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_slave_init) for drv_spi_slave_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_dma_init) for drv_spi_dma_init + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_dma.o(i.drv_spi_set_dma_irq_callback) for drv_spi_set_dma_irq_callback + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_spi_slave.o(i.drv_spi_s_enable_tx_dma) for drv_spi_s_enable_tx_dma + hal_spi_slave.o(i.hal_spi_slave_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + hal_spi_slave.o(i.hal_spi_slave_init) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_read_data) refers to drv_spi_slave.o(i.drv_spi_s_read_data) for drv_spi_s_read_data + hal_spi_slave.o(i.hal_spi_slave_register_callback) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_reset_tx) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer) refers to hal_spi_slave.o(.bss) for .bss + hal_spi_slave.o(i.hal_spi_slave_write_data) refers to drv_spi_slave.o(i.drv_spi_s_write_data) for drv_spi_s_write_data + drv_fls_dma.o(i.fls_abort_dma) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_abort_dma) refers to drv_fls_dma.o(i.fls_dma_disable) for fls_dma_disable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_set_read) for fls_set_read + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_read_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_clear_irq_status) for fls_clear_irq_status + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_swrst) for fls_swrst + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_set_write) for fls_set_write + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls_dma.o(i.fls_dma_enable) for fls_dma_enable + drv_fls_dma.o(i.fls_dma_write_prepare) refers to drv_fls.o(i.fls_spi_start) for fls_spi_start + drv_fls_dma.o(i.fls_read_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to memseta.o(.text) for __aeabi_memclr4 + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(.data) for .data + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_read_dmacallback) for fls_read_dmacallback + drv_fls_dma.o(i.fls_transfer_create_handle_dma) refers to drv_fls_dma.o(i.fls_write_dmacallback) for fls_write_dmacallback + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_fls_dma.o(i.fls_transfer_dma) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_fls_dma.o(i.fls_transfer_get_receive_count_dma) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_fls_dma.o(i.fls_write_dmacallback) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.app_PWMDET_IRQn_Handler) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_register_callback) refers to drv_pwm.o(.data) for .data + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_pwm.o(i.drv_pwm_in_set_sys_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_spi_slave.o(i.drv_spi_s_deinit) refers to drv_spi_slave.o(i.drv_spi_s_switch_sclk) for drv_spi_s_switch_sclk + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(i.UART_TransferHandleIRQ) for UART_TransferHandleIRQ + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_uart.o(i.UART0_IRQ_Handle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortReceive) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_Disable_IT) for UART_Disable_IT + drv_uart.o(i.UART_AbortSend) refers to drv_uart.o(i.UART_ResetTxFIFO) for UART_ResetTxFIFO + drv_uart.o(i.UART_Deinit) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Disable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_Disable_IT) refers to drv_uart.o(.constdata) for .constdata + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) for drv_sys_cfg_set_dma_rx_req + drv_uart.o(i.UART_EnableDma) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) for drv_sys_cfg_set_dma_tx_req + drv_uart.o(i.UART_Enable_IT) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_Enable_IT) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_GetDefaultConfig) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_GetDefaultConfig) refers to drv_common.o(.data) for g_system_clock + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_GetFIFO_Ctrl) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetRxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_ResetTxFIFO) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_SetBaudRate) refers to uidiv.o(.text) for __aeabi_uidivmod + drv_uart.o(i.UART_SwitchSCLK) refers to drv_crgu.o(i.drv_crgu_set_clock) for drv_crgu_set_clock + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_TransferCreateHandle) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(i.UART_Enable_IT) for UART_Enable_IT + drv_uart.o(i.UART_TransferCreateHandle) refers to drv_uart.o(.data) for .data + drv_uart.o(i.UART_TransferHandleIRQ) refers to drv_uart.o(i.UART_ResetRxFIFO) for UART_ResetRxFIFO + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_DisableDma) for UART_DisableDma + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SwitchSCLK) for UART_SwitchSCLK + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart.o(i.UART_init) refers to drv_uart.o(i.UART_SetBaudRate) for UART_SetBaudRate + drv_uart.o(i.UART_init) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_uart.o(i.UART_init) refers to drv_uart.o(.data) for .data + drv_uart.o(i.app_UART_IRQn_Handler) refers to drv_uart.o(i.UART0_IRQ_Handle) for UART0_IRQ_Handle + drv_uart_dma.o(i.UART_DMAInit) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_DMAInit) refers to drv_dma.o(i.drv_dma_init) for drv_dma_init + drv_uart_dma.o(i.UART_TransferAbortReceiveDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferAbortSendDMA) refers to drv_dma.o(i.drv_dma_abort_transfer) for drv_dma_abort_transfer + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_GetInstance) for UART_GetInstance + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to memseta.o(.text) for __aeabi_memclr4 + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_DMAInit) for UART_DMAInit + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_dma.o(i.drv_dma_set_callback) for drv_dma_set_callback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(.data) for .data + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferReceiveDMACallback) for UART_TransferReceiveDMACallback + drv_uart_dma.o(i.UART_TransferCreateHandleDMA) refers to drv_uart_dma.o(i.UART_TransferSendDMACallback) for UART_TransferSendDMACallback + drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA) refers to drv_dma.o(i.drv_dma_get_remaining_bytes) for drv_dma_get_remaining_bytes + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferReceiveDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_prepar_transfer) for drv_dma_prepar_transfer + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_uart.o(i.UART_EnableDma) for UART_EnableDma + drv_uart_dma.o(i.UART_TransferSendDMA) refers to drv_dma.o(i.drv_dma_start_transfer) for drv_dma_start_transfer + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_set_int) for drv_wdg_set_int + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_counter) for drv_wdg_clear_counter + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_read_edge_flag) for drv_wdg_read_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(i.drv_wdg_clear_edge_flag) for drv_wdg_clear_edge_flag + drv_wdg.o(i.app_WDG_IRQn_Handler) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_register_callback) refers to drv_wdg.o(.data) for .data + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) for drv_sys_cfg_clear_pending + drv_wdg.o(i.drv_wdg_set_int) refers to drv_sys_cfg.o(i.drv_sys_cfg_set_int) for drv_sys_cfg_set_int + drv_wdg.o(i.drv_wdg_set_repeat) refers to drv_wdg.o(.data) for .data + ceil.o(i.__softfp_ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.__softfp_ceil) refers to ceil.o(i.ceil) for ceil + ceil.o(i.ceil) refers (Special) to iusefp.o(.text) for __I$use$fp + ceil.o(i.ceil) refers to dadd.o(.text) for __aeabi_dadd + ceil.o(i.ceil) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + sqrt.o(i.__softfp_sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.__softfp_sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.__softfp_sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt.o(i.sqrt) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt.o(i.sqrt) refers to dsqrt.o(.text) for _dsqrt + sqrt.o(i.sqrt) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.____softfp_sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.____softfp_sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.____softfp_sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + sqrt_x.o(i.__sqrt$lsc) refers (Special) to iusefp.o(.text) for __I$use$fp + sqrt_x.o(i.__sqrt$lsc) refers to cdcmple.o(.text) for __aeabi_cdcmple + sqrt_x.o(i.__sqrt$lsc) refers to errno.o(i.__set_errno) for __set_errno + sqrt_x.o(i.__sqrt$lsc) refers to dsqrt.o(.text) for _dsqrt + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry10a.o(.ARM.Collect$$$$0000000D) for __rt_final_cpp + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry11a.o(.ARM.Collect$$$$0000000F) for __rt_final_exit + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry7b.o(.ARM.Collect$$$$00000008) for _main_clock + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry8b.o(.ARM.Collect$$$$0000000A) for _main_cpp_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry9a.o(.ARM.Collect$$$$0000000B) for _main_init + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry5.o(.ARM.Collect$$$$00000004) for _main_scatterload + entry.o(.ARM.Collect$$$$00000000) refers (Special) to entry2.o(.ARM.Collect$$$$00000001) for _main_stk + idiv.o(.text) refers to uidiv.o(.text) for __aeabi_uidivmod + printfb.o(i.__0fprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0fprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0printf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0printf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0snprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0sprintf$bare) refers to printfb.o(i._sputc) for _sputc + printfb.o(i.__0vfprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vfprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vprintf$bare) refers to tau_log.o(i.fputc) for fputc + printfb.o(i.__0vprintf$bare) refers to stdout.o(.data) for __stdout + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsnprintf$bare) refers to printfb.o(i._snputc) for _snputc + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._printf_core) for _printf_core + printfb.o(i.__0vsprintf$bare) refers to printfb.o(i._sputc) for _sputc + printf0.o(i.__0fprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0fprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0printf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0printf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0snprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0snprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0sprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0sprintf$0) refers to printf0.o(i._sputc) for _sputc + printf0.o(i.__0vfprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vfprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vprintf$0) refers to tau_log.o(i.fputc) for fputc + printf0.o(i.__0vprintf$0) refers to stdout.o(.data) for __stdout + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsnprintf$0) refers to printf0.o(i._snputc) for _snputc + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._printf_core) for _printf_core + printf0.o(i.__0vsprintf$0) refers to printf0.o(i._sputc) for _sputc + printf1.o(i.__0fprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0fprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0printf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0printf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0snprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0snprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0sprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0sprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i.__0vfprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vfprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vprintf$1) refers to tau_log.o(i.fputc) for fputc + printf1.o(i.__0vprintf$1) refers to stdout.o(.data) for __stdout + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsnprintf$1) refers to printf1.o(i._snputc) for _snputc + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._printf_core) for _printf_core + printf1.o(i.__0vsprintf$1) refers to printf1.o(i._sputc) for _sputc + printf1.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf2.o(i.__0fprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0fprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0printf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0printf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0snprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0snprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0sprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0sprintf$2) refers to printf2.o(i._sputc) for _sputc + printf2.o(i.__0vfprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vfprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vprintf$2) refers to tau_log.o(i.fputc) for fputc + printf2.o(i.__0vprintf$2) refers to stdout.o(.data) for __stdout + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsnprintf$2) refers to printf2.o(i._snputc) for _snputc + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._printf_core) for _printf_core + printf2.o(i.__0vsprintf$2) refers to printf2.o(i._sputc) for _sputc + printf3.o(i.__0fprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0fprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0printf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0printf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0snprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0snprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0sprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0sprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i.__0vfprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vfprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vprintf$3) refers to tau_log.o(i.fputc) for fputc + printf3.o(i.__0vprintf$3) refers to stdout.o(.data) for __stdout + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsnprintf$3) refers to printf3.o(i._snputc) for _snputc + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._printf_core) for _printf_core + printf3.o(i.__0vsprintf$3) refers to printf3.o(i._sputc) for _sputc + printf3.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf4.o(i.__0fprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0fprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0printf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0printf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0snprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0snprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0sprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0sprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i.__0vfprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vfprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vprintf$4) refers to tau_log.o(i.fputc) for fputc + printf4.o(i.__0vprintf$4) refers to stdout.o(.data) for __stdout + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsnprintf$4) refers to printf4.o(i._snputc) for _snputc + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._printf_core) for _printf_core + printf4.o(i.__0vsprintf$4) refers to printf4.o(i._sputc) for _sputc + printf4.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf5.o(i.__0fprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0fprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0printf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0printf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0snprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0snprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0sprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0sprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i.__0vfprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vfprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vprintf$5) refers to tau_log.o(i.fputc) for fputc + printf5.o(i.__0vprintf$5) refers to stdout.o(.data) for __stdout + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsnprintf$5) refers to printf5.o(i._snputc) for _snputc + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._printf_core) for _printf_core + printf5.o(i.__0vsprintf$5) refers to printf5.o(i._sputc) for _sputc + printf5.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf6.o(i.__0fprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0fprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0printf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0printf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0snprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0snprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0sprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0sprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i.__0vfprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vfprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vprintf$6) refers to tau_log.o(i.fputc) for fputc + printf6.o(i.__0vprintf$6) refers to stdout.o(.data) for __stdout + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsnprintf$6) refers to printf6.o(i._snputc) for _snputc + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._printf_core) for _printf_core + printf6.o(i.__0vsprintf$6) refers to printf6.o(i._sputc) for _sputc + printf6.o(i._printf_core) refers to printf6.o(i._printf_pre_padding) for _printf_pre_padding + printf6.o(i._printf_core) refers to printf6.o(i._printf_post_padding) for _printf_post_padding + printf6.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printf7.o(i.__0fprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0fprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0printf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0printf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0snprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0snprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0sprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0sprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i.__0vfprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vfprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vprintf$7) refers to tau_log.o(i.fputc) for fputc + printf7.o(i.__0vprintf$7) refers to stdout.o(.data) for __stdout + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsnprintf$7) refers to printf7.o(i._snputc) for _snputc + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._printf_core) for _printf_core + printf7.o(i.__0vsprintf$7) refers to printf7.o(i._sputc) for _sputc + printf7.o(i._printf_core) refers to printf7.o(i._printf_pre_padding) for _printf_pre_padding + printf7.o(i._printf_core) refers to printf7.o(i._printf_post_padding) for _printf_post_padding + printf7.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printf8.o(i.__0fprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0fprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0printf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0printf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0snprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0snprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0sprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0sprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i.__0vfprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vfprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vprintf$8) refers to tau_log.o(i.fputc) for fputc + printf8.o(i.__0vprintf$8) refers to stdout.o(.data) for __stdout + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsnprintf$8) refers to printf8.o(i._snputc) for _snputc + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._printf_core) for _printf_core + printf8.o(i.__0vsprintf$8) refers to printf8.o(i._sputc) for _sputc + printf8.o(i._printf_core) refers to printf8.o(i._printf_pre_padding) for _printf_pre_padding + printf8.o(i._printf_core) refers to printf8.o(i._printf_post_padding) for _printf_post_padding + printf8.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i.__0fprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0fprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0fprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0printf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0printf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0printf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0snprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0snprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0snprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0sprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0sprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0sprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i.__0vfprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vfprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vfprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vprintf) refers to tau_log.o(i.fputc) for fputc + printfa.o(i.__0vprintf) refers to stdout.o(.data) for __stdout + printfa.o(i.__0vsnprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsnprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsnprintf) refers to printfa.o(i._snputc) for _snputc + printfa.o(i.__0vsprintf) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i.__0vsprintf) refers to printfa.o(i._printf_core) for _printf_core + printfa.o(i.__0vsprintf) refers to printfa.o(i._sputc) for _sputc + printfa.o(i._fp_digits) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._fp_digits) refers to dmul.o(.text) for __aeabi_dmul + printfa.o(i._fp_digits) refers to ddiv.o(.text) for __aeabi_ddiv + printfa.o(i._fp_digits) refers to cdrcmple.o(.text) for __aeabi_cdrcmple + printfa.o(i._fp_digits) refers to dadd.o(.text) for __aeabi_dadd + printfa.o(i._fp_digits) refers to dfixul.o(.text) for __aeabi_d2ulz + printfa.o(i._fp_digits) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_core) refers to printfa.o(i._printf_pre_padding) for _printf_pre_padding + printfa.o(i._printf_core) refers to uldiv.o(.text) for __aeabi_uldivmod + printfa.o(i._printf_core) refers to printfa.o(i._printf_post_padding) for _printf_post_padding + printfa.o(i._printf_core) refers to printfa.o(i._fp_digits) for _fp_digits + printfa.o(i._printf_core) refers to uidiv.o(.text) for __aeabi_uidivmod + printfa.o(i._printf_post_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._printf_pre_padding) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._snputc) refers (Special) to iusefp.o(.text) for __I$use$fp + printfa.o(i._sputc) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fadd.o(.text) refers to fepilogue.o(.text) for _float_epilogue + fmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fdiv.o(.text) refers to fepilogue.o(.text) for _float_round + fscalb.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dadd.o(.text) refers to llshl.o(.text) for __aeabi_llsl + dadd.o(.text) refers to llsshr.o(.text) for __aeabi_lasr + dadd.o(.text) refers to depilogue.o(.text) for _double_epilogue + dmul.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dmul.o(.text) refers to depilogue.o(.text) for _double_epilogue + ddiv.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ddiv.o(.text) refers to depilogue.o(.text) for _double_round + fflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + fflti.o(.text) refers to fepilogue.o(.text) for _float_epilogue + ffltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffltui.o(.text) refers to fepilogue.o(.text) for _float_epilogue + dflti.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dflti.o(.text) refers to depilogue.o(.text) for _double_epilogue + dfltui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfltui.o(.text) refers to depilogue.o(.text) for _double_epilogue + ffixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + ffixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixi.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixui.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + dfixui.o(.text) refers to llushr.o(.text) for __aeabi_llsr + f2d.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cdcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + cfrcmple.o(.text) refers (Special) to iusefp.o(.text) for __I$use$fp + entry2.o(.ARM.Collect$$$$00000001) refers to entry2.o(.ARM.Collect$$$$00002712) for __lit__00000000 + entry2.o(.ARM.Collect$$$$00002712) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to startup_armcm0.o(STACK) for __initial_sp + entry2.o(__vectab_stack_and_reset_area) refers to entry.o(.ARM.Collect$$$$00000000) for __main + entry5.o(.ARM.Collect$$$$00000004) refers to init.o(.text) for __scatterload + entry9a.o(.ARM.Collect$$$$0000000B) refers to main.o(i.main) for main + entry9b.o(.ARM.Collect$$$$0000000C) refers to main.o(i.main) for main + uldiv.o(.text) refers to llushr.o(.text) for __aeabi_llsr + uldiv.o(.text) refers to llshl.o(.text) for __aeabi_llsl + errno.o(i.__aeabi_errno_addr) refers to errno.o(.data) for .data + errno.o(i.__read_errno) refers to errno.o(.data) for .data + errno.o(i.__set_errno) refers to errno.o(.data) for .data + depilogue.o(.text) refers to depilogue.o(i.__ARM_clz) for __ARM_clz + depilogue.o(.text) refers to llshl.o(.text) for __aeabi_llsl + depilogue.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dsqrt.o(.text) refers to depilogue.o(.text) for _double_round + dfixul.o(.text) refers to llushr.o(.text) for __aeabi_llsr + dfixul.o(.text) refers to llshl.o(.text) for __aeabi_llsl + init.o(.text) refers to entry5.o(.ARM.Collect$$$$00000004) for __main_after_scatterload + + +============================================================================== + +Removing Unused input sections from the image. + + Removing main.o(.rev16_text), (4 bytes). + Removing main.o(.revsh_text), (4 bytes). + Removing ap_demo.o(.rev16_text), (4 bytes). + Removing ap_demo.o(.revsh_text), (4 bytes). + Removing ap_demo.o(i.translate_data), (2 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing ap_demo.o(.data), (2 bytes). + Removing app_tp_transfer.o(.rev16_text), (4 bytes). + Removing app_tp_transfer.o(.revsh_text), (4 bytes). + Removing app_tp_transfer.o(i.app_tp_m_transfer_complate), (8 bytes). + Removing app_tp_transfer.o(i.app_tp_phone_reset_on), (12 bytes). + Removing app_tp_transfer.o(i.app_tp_s_transfer_complate), (26 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (5 bytes). + Removing app_tp_transfer.o(.data), (6 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_transfer.o(.data), (3 bytes). + Removing app_tp_transfer.o(.data), (1 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing app_tp_transfer.o(.data), (2 bytes). + Removing board.o(.rev16_text), (4 bytes). + Removing board.o(.revsh_text), (4 bytes). + Removing startup_armcm0.o(HEAP), (3072 bytes). + Removing hal_dsi_rx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_long_cmd), (88 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_ack_short_cmd), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_crop_video), (228 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_draw_mode_init), (48 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_enable_test_pattern), (216 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_compressen_en), (16 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_hight_performan_mode), (100 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_pre_init_pps), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_release_handle), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_restart), (80 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_auto_hw_filter), (28 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_esc_clk), (44 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_scld_filter), (108 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_dcs_direct_mode), (8 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_cmd_filter), (40 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_hw_tear_mode), (52 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pentile_format), (56 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_pixel_data), (148 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rect_pixel_data), (268 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rx_clk), (68 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_te_waveform), (52 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_input_frame_rate), (10 bytes). + Removing hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution_ex), (32 bytes). + Removing hal_dsi_tx_ctrl.o(.rev16_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(.revsh_text), (4 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_crop_pic), (148 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_cmd_mode_rcv_te), (10 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_chessboard), (280 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_flicker), (172 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_draw_mode_init), (30 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_ulps_mode), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_read_cmd), (140 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_release_handle), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_cus_pq_filter), (28 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_endianness), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_escape_clock_div), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_lp_cmd), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite), (16 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_rect_pixel_data), (272 bytes). + Removing hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_vpg), (80 bytes). + Removing hal_gpio.o(.rev16_text), (4 bytes). + Removing hal_gpio.o(.revsh_text), (4 bytes). + Removing hal_gpio.o(i.hal_gpio_get_int_type), (20 bytes). + Removing hal_gpio.o(i.hal_gpio_get_pull_state), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_driving_strength), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_output_data_ex), (36 bytes). + Removing hal_gpio.o(i.hal_gpio_set_schmitt_trigger), (32 bytes). + Removing hal_gpio.o(i.hal_gpio_set_slew_rate), (32 bytes). + Removing hal_i2c_master.o(.rev16_text), (4 bytes). + Removing hal_i2c_master.o(.revsh_text), (4 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_deinit), (8 bytes). + Removing hal_i2c_master.o(i.hal_i2c_m_set_high_impedance), (46 bytes). + Removing hal_i2c_slave.o(.rev16_text), (4 bytes). + Removing hal_i2c_slave.o(.revsh_text), (4 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_deinit), (88 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_get_tx_byte_num), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_complate_clear), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_read_data), (32 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_rxfifo_notempty), (40 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_sel), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_dma_tx_cycle), (36 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_set_high_impedance), (88 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_complate), (12 bytes). + Removing hal_i2c_slave.o(i.hal_i2c_s_write_data), (32 bytes). + Removing hal_spi_master.o(.rev16_text), (4 bytes). + Removing hal_spi_master.o(.revsh_text), (4 bytes). + Removing hal_spi_master.o(i.hal_spi_m_callback), (24 bytes). + Removing hal_spi_master.o(i.hal_spi_m_deinit), (10 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_init), (104 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_read), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_dma_write), (40 bytes). + Removing hal_spi_master.o(i.hal_spi_m_get_transfer_complate), (36 bytes). + Removing hal_spi_master.o(i.hal_spi_m_gpio_init), (8 bytes). + Removing hal_spi_master.o(i.hal_spi_m_read_rxfifo), (28 bytes). + Removing hal_spi_master.o(i.hal_spi_m_set_high_impedance), (100 bytes). + Removing hal_spi_master.o(.data), (1 bytes). + Removing hal_swire.o(.rev16_text), (4 bytes). + Removing hal_swire.o(.revsh_text), (4 bytes). + Removing hal_swire.o(i.hal_swire_init), (32 bytes). + Removing hal_swire.o(i.hal_swire_register_callback), (10 bytes). + Removing hal_swire.o(i.hal_swire_start), (108 bytes). + Removing hal_system.o(.rev16_text), (4 bytes). + Removing hal_system.o(.revsh_text), (4 bytes). + Removing hal_system.o(i.hal_system_clear_debug_state), (10 bytes). + Removing hal_system.o(i.hal_system_deep_sleep_mode), (8 bytes). + Removing hal_system.o(i.hal_system_disable_systick), (8 bytes). + Removing hal_system.o(i.hal_system_flash_power_down), (20 bytes). + Removing hal_system.o(i.hal_system_flash_read), (52 bytes). + Removing hal_system.o(i.hal_system_flash_release_power_down), (20 bytes). + Removing hal_system.o(i.hal_system_flash_write), (60 bytes). + Removing hal_system.o(i.hal_system_get_debug_state), (8 bytes). + Removing hal_system.o(i.hal_system_get_tick), (8 bytes). + Removing hal_system.o(i.hal_system_idle_mode), (8 bytes). + Removing hal_system.o(i.hal_system_register_systick_cb), (8 bytes). + Removing hal_system.o(i.hal_system_reset_chip), (32 bytes). + Removing hal_system.o(i.hal_system_share_flash_mode), (20 bytes). + Removing hal_system.o(i.hal_system_sleep_mode), (48 bytes). + Removing hal_timer.o(.rev16_text), (4 bytes). + Removing hal_timer.o(.revsh_text), (4 bytes). + Removing hal_timer.o(i.hal_timer_get_status), (8 bytes). + Removing hal_timer.o(i.hal_timer_set_repeat), (8 bytes). + Removing hal_timer.o(i.hal_timer_start_ex), (72 bytes). + Removing tau_delay.o(.rev16_text), (4 bytes). + Removing tau_delay.o(.revsh_text), (4 bytes). + Removing tau_log.o(.rev16_text), (4 bytes). + Removing tau_log.o(.revsh_text), (4 bytes). + Removing tau_log.o(i.fgetc), (22 bytes). + Removing app_tp_for_custom_s8.o(.rev16_text), (4 bytes). + Removing app_tp_for_custom_s8.o(.revsh_text), (4 bytes). + Removing app_tp_for_custom_s8.o(i.app_tp_screen_analysis_const), (156 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (16 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (37 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (288 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (620 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (3 bytes). + Removing app_tp_for_custom_s8.o(.constdata), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (11 bytes). + Removing app_tp_for_custom_s8.o(.data), (10 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (64 bytes). + Removing app_tp_for_custom_s8.o(.data), (3 bytes). + Removing app_tp_for_custom_s8.o(.data), (2 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing app_tp_for_custom_s8.o(.data), (32 bytes). + Removing app_tp_for_custom_s8.o(.data), (1 bytes). + Removing hal_uart.o(.rev16_text), (4 bytes). + Removing hal_uart.o(.revsh_text), (4 bytes). + Removing hal_uart.o(i.hal_uart_deinit), (28 bytes). + Removing hal_uart.o(i.hal_uart_dmacallback), (36 bytes). + Removing hal_uart.o(i.hal_uart_receive_blocking), (16 bytes). + Removing hal_uart.o(i.hal_uart_receive_dma), (76 bytes). + Removing hal_uart.o(i.hal_uart_transmit_dma), (76 bytes). + Removing norflash.o(.rev16_text), (4 bytes). + Removing norflash.o(.revsh_text), (4 bytes). + Removing norflash.o(i.norflash_best_cfg_init), (44 bytes). + Removing norflash.o(i.norflash_big_end_clear), (14 bytes). + Removing norflash.o(i.norflash_big_end_enable), (20 bytes). + Removing norflash.o(i.norflash_check_crc32), (14 bytes). + Removing norflash.o(i.norflash_check_id), (72 bytes). + Removing norflash.o(i.norflash_dma_callback), (24 bytes). + Removing norflash.o(i.norflash_dma_read), (156 bytes). + Removing norflash.o(i.norflash_dma_write), (252 bytes). + Removing norflash.o(i.norflash_dual_read), (60 bytes). + Removing norflash.o(i.norflash_dual_write), (112 bytes). + Removing norflash.o(i.norflash_en4b), (40 bytes). + Removing norflash.o(i.norflash_en_quad), (116 bytes). + Removing norflash.o(i.norflash_en_quad_check), (64 bytes). + Removing norflash.o(i.norflash_erase_block), (44 bytes). + Removing norflash.o(i.norflash_erase_chip), (28 bytes). + Removing norflash.o(i.norflash_erase_sector), (44 bytes). + Removing norflash.o(i.norflash_ex4b), (40 bytes). + Removing norflash.o(i.norflash_exit_quad), (76 bytes). + Removing norflash.o(i.norflash_get_dual_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_hstatus), (52 bytes). + Removing norflash.o(i.norflash_get_status), (52 bytes). + Removing norflash.o(i.norflash_init), (48 bytes). + Removing norflash.o(i.norflash_quad_read), (76 bytes). + Removing norflash.o(i.norflash_quad_write), (108 bytes). + Removing norflash.o(i.norflash_read), (28 bytes). + Removing norflash.o(i.norflash_read_config_reg), (36 bytes). + Removing norflash.o(i.norflash_read_id), (20 bytes). + Removing norflash.o(i.norflash_reset), (2 bytes). + Removing norflash.o(i.norflash_reset_crc32), (32 bytes). + Removing norflash.o(i.norflash_set_best_cfg), (50 bytes). + Removing norflash.o(i.norflash_set_best_read_cfg), (84 bytes). + Removing norflash.o(i.norflash_set_best_write_cfg), (84 bytes). + Removing norflash.o(i.norflash_switch_fls_spi), (112 bytes). + Removing norflash.o(i.norflash_write), (96 bytes). + Removing norflash.o(i.norflash_write_disable), (64 bytes). + Removing norflash.o(i.norflash_write_enable), (56 bytes). + Removing norflash.o(i.norflash_write_endian_scr), (132 bytes). + Removing norflash.o(.bss), (412 bytes). + Removing norflash.o(.bss), (32 bytes). + Removing norflash.o(.data), (2 bytes). + Removing drv_common.o(.rev16_text), (4 bytes). + Removing drv_common.o(.revsh_text), (4 bytes). + Removing drv_common.o(i.drv_common_disable_systick), (20 bytes). + Removing drv_common.o(i.drv_common_get_tick), (12 bytes). + Removing drv_common.o(i.drv_common_idle_mode), (40 bytes). + Removing drv_common.o(i.drv_common_systick_register_cb), (12 bytes). + Removing drv_crgu.o(.rev16_text), (4 bytes). + Removing drv_crgu.o(.revsh_text), (4 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_all_reset_flags), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_clear_reset_flag), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_div), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_config_clocks_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_ana_clk_status), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_clocks), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_fpga_id), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_get_mipi_ref_src), (16 bytes). + Removing drv_crgu.o(i.drv_crgu_get_reset_flag), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_get_system_clk), (28 bytes). + Removing drv_crgu.o(i.drv_crgu_reset_chip), (12 bytes). + Removing drv_crgu.o(i.drv_crgu_set_200m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_300m_scan_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_abp0_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_adc_src), (24 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb1_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_apb2_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_fls_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_div), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_monitor_src), (20 bytes). + Removing drv_crgu.o(i.drv_crgu_set_swire_div), (20 bytes). + Removing drv_dma.o(.rev16_text), (4 bytes). + Removing drv_dma.o(.revsh_text), (4 bytes). + Removing drv_dma.o(i.drv_dma_abort_transfer), (32 bytes). + Removing drv_dma.o(i.drv_dma_ahb_init), (74 bytes). + Removing drv_dma.o(i.drv_dma_channel_is_active), (20 bytes). + Removing drv_dma.o(i.drv_dma_deinit), (32 bytes). + Removing drv_dma.o(i.drv_dma_disenable_channel_interrupts), (24 bytes). + Removing drv_dma.o(i.drv_dma_enable_cycle), (44 bytes). + Removing drv_dma.o(i.drv_dma_get_remaining_bytes), (32 bytes). + Removing drv_dma.o(i.drv_dma_init), (24 bytes). + Removing drv_dma.o(i.drv_dma_m2m_init), (72 bytes). + Removing drv_dma.o(i.drv_dma_reset), (10 bytes). + Removing drv_dma.o(i.drv_dma_set_ccr), (114 bytes). + Removing drv_dma.o(i.drv_dma_start_transfer), (32 bytes). + Removing drv_fls.o(.rev16_text), (4 bytes). + Removing drv_fls.o(.revsh_text), (4 bytes). + Removing drv_fls.o(i.__NVIC_DisableIRQ), (32 bytes). + Removing drv_fls.o(i.drv_fls_gpio_connect), (28 bytes). + Removing drv_fls.o(i.drv_fls_gpio_disconnect), (32 bytes). + Removing drv_fls.o(i.fls_EnableClk), (12 bytes). + Removing drv_fls.o(i.fls_busy_pending), (12 bytes). + Removing drv_fls.o(i.fls_clear_irq_status), (6 bytes). + Removing drv_fls.o(i.fls_ctrl_cfg_init), (72 bytes). + Removing drv_fls.o(i.fls_ddat_enable), (24 bytes). + Removing drv_fls.o(i.fls_de_init), (52 bytes). + Removing drv_fls.o(i.fls_descr), (10 bytes). + Removing drv_fls.o(i.fls_disable_it), (36 bytes). + Removing drv_fls.o(i.fls_en_scr), (10 bytes). + Removing drv_fls.o(i.fls_enable_it), (48 bytes). + Removing drv_fls.o(i.fls_get_crcout), (4 bytes). + Removing drv_fls.o(i.fls_get_default_fls_config), (20 bytes). + Removing drv_fls.o(i.fls_get_default_spi_config), (44 bytes). + Removing drv_fls.o(i.fls_get_default_tuning), (12 bytes). + Removing drv_fls.o(i.fls_get_tuning), (18 bytes). + Removing drv_fls.o(i.fls_init), (62 bytes). + Removing drv_fls.o(i.fls_qadr_enable), (22 bytes). + Removing drv_fls.o(i.fls_qcmd_enable), (22 bytes). + Removing drv_fls.o(i.fls_qdat_enable), (22 bytes). + Removing drv_fls.o(i.fls_read_byte_data), (130 bytes). + Removing drv_fls.o(i.fls_read_cmd), (104 bytes). + Removing drv_fls.o(i.fls_read_cmd_it), (110 bytes). + Removing drv_fls.o(i.fls_reset_crc), (18 bytes). + Removing drv_fls.o(i.fls_scr_clear), (10 bytes). + Removing drv_fls.o(i.fls_set_addr_dummy), (32 bytes). + Removing drv_fls.o(i.fls_set_addr_len), (32 bytes). + Removing drv_fls.o(i.fls_set_mc_irq_mask), (26 bytes). + Removing drv_fls.o(i.fls_set_read), (10 bytes). + Removing drv_fls.o(i.fls_set_tuning), (24 bytes). + Removing drv_fls.o(i.fls_set_write), (10 bytes). + Removing drv_fls.o(i.fls_single_mode), (16 bytes). + Removing drv_fls.o(i.fls_spi_init), (180 bytes). + Removing drv_fls.o(i.fls_spi_start), (10 bytes). + Removing drv_fls.o(i.fls_swrst), (18 bytes). + Removing drv_fls.o(i.fls_write_byte_data), (164 bytes). + Removing drv_fls.o(i.fls_write_cmd), (58 bytes). + Removing drv_fls.o(.data), (4 bytes). + Removing drv_gpio.o(.rev16_text), (4 bytes). + Removing drv_gpio.o(.revsh_text), (4 bytes). + Removing drv_gpio.o(i.drv_gpio_get_pull_state), (224 bytes). + Removing drv_gpio.o(i.drv_gpio_set_driving_strength), (312 bytes). + Removing drv_gpio.o(i.drv_gpio_set_schmitt_trigger), (168 bytes). + Removing drv_gpio.o(i.drv_gpio_set_slew_rate), (168 bytes). + Removing drv_i2c_dma.o(.rev16_text), (4 bytes). + Removing drv_i2c_dma.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(.rev16_text), (4 bytes). + Removing drv_i2c_master.o(.revsh_text), (4 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_bus_init), (36 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_deinit), (44 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_disable_intr), (16 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_get_fifo_status), (28 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_read_data), (32 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_fifo_threshold), (24 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_set_sys_mask), (48 bytes). + Removing drv_i2c_master.o(i.drv_i2c_m_write_data), (32 bytes). + Removing drv_i2c_slave.o(.rev16_text), (4 bytes). + Removing drv_i2c_slave.o(.revsh_text), (4 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_read_data), (30 bytes). + Removing drv_i2c_slave.o(i.drv_i2c_s_set_fifo_threshold), (16 bytes). + Removing drv_param_init.o(.rev16_text), (4 bytes). + Removing drv_param_init.o(.revsh_text), (4 bytes). + Removing drv_param_init.o(i.drv_param_init_set_scld_filter), (100 bytes). + Removing drv_param_init.o(i.drv_param_init_set_sclu_filter), (28 bytes). + Removing drv_pwr.o(.rev16_text), (4 bytes). + Removing drv_pwr.o(.revsh_text), (4 bytes). + Removing drv_pwr.o(i.drv_pwr_enter_deep_sleep_mode), (44 bytes). + Removing drv_pwr.o(i.drv_pwr_set_frame_buff_pd), (28 bytes). + Removing drv_spi_dma.o(.rev16_text), (4 bytes). + Removing drv_spi_dma.o(.revsh_text), (4 bytes). + Removing drv_spi_dma.o(i.__NVIC_ClearPendingIRQ), (24 bytes). + Removing drv_spi_dma.o(i.drv_spi_abort_dma), (108 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_callback), (60 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_ch6_init), (208 bytes). + Removing drv_spi_dma.o(i.drv_spi_dma_init), (220 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_ch6_irq_callback), (48 bytes). + Removing drv_spi_dma.o(i.drv_spi_set_dma_irq_callback), (88 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_read), (96 bytes). + Removing drv_spi_dma.o(i.drv_spim_dma_write), (60 bytes). + Removing drv_spi_dma.o(i.drv_spis_dma_write), (72 bytes). + Removing drv_spi_dma.o(.bss), (480 bytes). + Removing drv_spi_dma.o(.data), (16 bytes). + Removing drv_spi_master.o(.rev16_text), (4 bytes). + Removing drv_spi_master.o(.revsh_text), (4 bytes). + Removing drv_spi_master.o(i.drv_spi_m_deinit), (40 bytes). + Removing drv_spi_master.o(i.drv_spi_m_disable_int), (68 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_int), (72 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_rx_dma), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_enable_tx_dma), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_get_dma_address), (8 bytes). + Removing drv_spi_master.o(i.drv_spi_m_gpio_init), (32 bytes). + Removing drv_spi_master.o(i.drv_spi_m_set_intr_callback), (12 bytes). + Removing drv_spi_master.o(i.drv_spi_m_switch_sclk), (28 bytes). + Removing drv_spi_master.o(i.drv_spi_m_write_data), (44 bytes). + Removing drv_spi_master.o(i.drv_spi_master_init), (164 bytes). + Removing drv_swire.o(.rev16_text), (4 bytes). + Removing drv_swire.o(.revsh_text), (4 bytes). + Removing drv_swire.o(i.drv_swire_register_callback), (12 bytes). + Removing drv_swire.o(i.drv_swire_set_bit_time), (24 bytes). + Removing drv_swire.o(i.drv_swire_set_pulse_count), (12 bytes). + Removing drv_sys_cfg.o(.rev16_text), (4 bytes). + Removing drv_sys_cfg.o(.revsh_text), (4 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_dma_req_mask), (32 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_read_version0_id), (12 bytes). + Removing drv_sys_cfg.o(i.drv_sys_cfg_set_ap_reset), (28 bytes). + Removing drv_timer.o(.rev16_text), (4 bytes). + Removing drv_timer.o(.revsh_text), (4 bytes). + Removing drv_timer.o(i.drv_timer_get_status), (38 bytes). + Removing hal_internal_vsync.o(.rev16_text), (4 bytes). + Removing hal_internal_vsync.o(.revsh_text), (4 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_cmd_mode_rcv_te), (168 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change_ex), (468 bytes). + Removing hal_internal_vsync.o(i.hal_internal_sync_set_fb_setting_manual), (528 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_set_dcs_direct_mode), (48 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_toggle_input_frame_rate), (560 bytes). + Removing hal_internal_vsync.o(i.hal_internal_vsync_update_lcdc_addr), (48 bytes). + Removing hal_internal_vsync.o(i.hal_vsync_reset_lcdc_scaler), (476 bytes). + Removing dcs_packet_fifo.o(i.dcs_packet_get_fifo_size), (16 bytes). + Removing drv_dsi_rx.o(.rev16_text), (4 bytes). + Removing drv_dsi_rx.o(.revsh_text), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_phy_stopstate), (66 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_get_version), (4 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_phy_resistor_calibration), (236 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_pg_cfg), (32 bytes). + Removing drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_pg_cfg), (48 bytes). + Removing drv_dsi_rx.o(i.drv_rx_phy_test_read), (12 bytes). + Removing drv_dsi_tx.o(.rev16_text), (4 bytes). + Removing drv_dsi_tx.o(.revsh_text), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_command_get_payload), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_force_interrupt), (8 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_get_phy_status), (6 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_forcepll), (12 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_resistor_calibration), (232 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_start), (18 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_pll_lock), (10 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ulpsactivenot), (62 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_trigger), (92 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_enter), (344 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_phy_ulps_exit), (276 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_sdf_3d), (28 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_bta), (22 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_set_vpg), (70 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_version), (4 bytes). + Removing drv_dsi_tx.o(i.drv_dsi_tx_vid_shadow), (16 bytes). + Removing drv_dsi_tx.o(i.drv_tx_phy_test_read), (10 bytes). + Removing drv_lcdc.o(.rev16_text), (4 bytes). + Removing drv_lcdc.o(.revsh_text), (4 bytes). + Removing drv_lcdc.o(i.drv_lcdc_config_rgb_to_pentile), (6 bytes). + Removing drv_lcdc.o(i.drv_lcdc_enable), (42 bytes). + Removing drv_lcdc.o(i.drv_lcdc_set_prefetch), (24 bytes). + Removing drv_lcdc.o(i.drv_lcdc_update_shadow_reg), (12 bytes). + Removing drv_memc.o(.rev16_text), (4 bytes). + Removing drv_memc.o(.revsh_text), (4 bytes). + Removing drv_memc.o(i.drv_memc_set_db_frm_time), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_db_int_frame), (28 bytes). + Removing drv_memc.o(i.drv_memc_set_fb_remaining_line_trigger), (12 bytes). + Removing drv_memc.o(i.drv_memc_set_read_trigger_line), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_te_ind), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_tear_hwclr), (16 bytes). + Removing drv_memc.o(i.drv_memc_set_vidc_fb_arb), (14 bytes). + Removing drv_memc.o(i.drv_memc_set_write_trigger_line), (16 bytes). + Removing drv_rxbr.o(.rev16_text), (4 bytes). + Removing drv_rxbr.o(.revsh_text), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_dsc_flush), (16 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_cur_hline_rcv_cnt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_ipi_vsync_interval), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_get_pix_fmt), (8 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_col_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_compress), (24 bytes). + Removing drv_rxbr.o(i.drv_rxbr_set_page_addr), (4 bytes). + Removing drv_rxbr.o(i.drv_rxbr_soft_reset), (98 bytes). + Removing drv_vidc.o(.rev16_text), (4 bytes). + Removing drv_vidc.o(.revsh_text), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_clear_status0), (14 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_cap_pixel), (24 bytes). + Removing drv_vidc.o(i.drv_vidc_debug_signal_frame), (30 bytes). + Removing drv_vidc.o(i.drv_vidc_get_int_source), (38 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status0), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status1), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_get_status2), (6 bytes). + Removing drv_vidc.o(i.drv_vidc_set_dsc_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_frmst_latency), (12 bytes). + Removing drv_vidc.o(i.drv_vidc_set_inff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_set_irq_line), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_module_enable), (20 bytes). + Removing drv_vidc.o(i.drv_vidc_set_outff_thresh), (4 bytes). + Removing drv_vidc.o(i.drv_vidc_update_src_format), (14 bytes). + Removing irq_redirect .o(.rev16_text), (4 bytes). + Removing irq_redirect .o(.revsh_text), (4 bytes). + Removing drv_efuse.o(.rev16_text), (4 bytes). + Removing drv_efuse.o(.revsh_text), (4 bytes). + Removing drv_efuse.o(i.drv_efuse_crc_cal), (128 bytes). + Removing drv_efuse.o(i.drv_efuse_get_default_config), (26 bytes). + Removing drv_efuse.o(i.drv_efuse_int_disable), (12 bytes). + Removing drv_efuse.o(i.drv_efuse_write), (46 bytes). + Removing drv_efuse.o(i.drv_efuse_write_req), (22 bytes). + Removing drv_phy_common.o(.rev16_text), (4 bytes). + Removing drv_phy_common.o(.revsh_text), (4 bytes). + Removing drv_phy_common.o(i.drv_phy_test_read), (8 bytes). + Removing drv_chip_info.o(.rev16_text), (4 bytes). + Removing drv_chip_info.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(.rev16_text), (4 bytes). + Removing drv_dsc_dec.o(.revsh_text), (4 bytes). + Removing drv_dsc_dec.o(i.drv_dsc_dec_set_u32_pps), (120 bytes). + Removing hal_spi_slave.o(.rev16_text), (4 bytes). + Removing hal_spi_slave.o(.revsh_text), (4 bytes). + Removing hal_spi_slave.o(i.hal_spi_s_set_high_impedance), (100 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_abort), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_auto_transfer_start), (56 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_busy), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_deinit), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_disable), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_enable), (96 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_flush_fifo), (20 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_get_rxfifo_notempty), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_gpio_init), (8 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_init), (76 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_read_data), (10 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_register_callback), (12 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_reset_tx), (68 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_rx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_set_auto_tx_buffer), (16 bytes). + Removing hal_spi_slave.o(i.hal_spi_slave_write_data), (14 bytes). + Removing drv_fls_dma.o(.rev16_text), (4 bytes). + Removing drv_fls_dma.o(.revsh_text), (4 bytes). + Removing drv_fls_dma.o(i.fls_abort_dma), (42 bytes). + Removing drv_fls_dma.o(i.fls_dma_disable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_enable), (10 bytes). + Removing drv_fls_dma.o(i.fls_dma_read_prepare), (86 bytes). + Removing drv_fls_dma.o(i.fls_dma_write_prepare), (82 bytes). + Removing drv_fls_dma.o(i.fls_read_dmacallback), (32 bytes). + Removing drv_fls_dma.o(i.fls_transfer_create_handle_dma), (208 bytes). + Removing drv_fls_dma.o(i.fls_transfer_dma), (112 bytes). + Removing drv_fls_dma.o(i.fls_transfer_get_receive_count_dma), (44 bytes). + Removing drv_fls_dma.o(i.fls_write_dmacallback), (32 bytes). + Removing drv_fls_dma.o(.data), (8 bytes). + Removing drv_pwm.o(.rev16_text), (4 bytes). + Removing drv_pwm.o(.revsh_text), (4 bytes). + Removing drv_pwm.o(i.drv_pwm_in_clear_pwm_int_all), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_enable), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_counter_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_current_count), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_high_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_get_low_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_in_register_callback), (24 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_pwm_int), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_in_set_sys_int), (64 bytes). + Removing drv_pwm.o(i.drv_pwm_out_enable), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_out_get_sync_flag), (16 bytes). + Removing drv_pwm.o(i.drv_pwm_out_pause), (28 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_control), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_period), (12 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_sync_mode), (32 bytes). + Removing drv_pwm.o(i.drv_pwm_out_set_threshold), (12 bytes). + Removing drv_spi_slave.o(.rev16_text), (4 bytes). + Removing drv_spi_slave.o(.revsh_text), (4 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_deinit), (40 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_disable_int), (68 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_int), (72 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_rx_dma), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_enable_tx_dma), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_get_dma_address), (8 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_gpio_init), (24 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_read_data), (32 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_switch_sclk), (28 bytes). + Removing drv_spi_slave.o(i.drv_spi_s_write_data), (44 bytes). + Removing drv_spi_slave.o(i.drv_spi_slave_init), (76 bytes). + Removing drv_uart.o(.rev16_text), (4 bytes). + Removing drv_uart.o(.revsh_text), (4 bytes). + Removing drv_uart.o(i.UART_AbortReceive), (30 bytes). + Removing drv_uart.o(i.UART_AbortSend), (30 bytes). + Removing drv_uart.o(i.UART_Deinit), (28 bytes). + Removing drv_uart.o(i.UART_Disable_IT), (68 bytes). + Removing drv_uart.o(i.UART_EnableDma), (32 bytes). + Removing drv_uart.o(i.UART_Enable_IT), (44 bytes). + Removing drv_uart.o(i.UART_GetDefaultConfig), (72 bytes). + Removing drv_uart.o(i.UART_GetFIFO_Ctrl), (20 bytes). + Removing drv_uart.o(i.UART_GetReceiveCount), (22 bytes). + Removing drv_uart.o(i.UART_GetReceiveStatus), (20 bytes). + Removing drv_uart.o(i.UART_GetRxRingBufferLength), (28 bytes). + Removing drv_uart.o(i.UART_GetSendCount), (22 bytes). + Removing drv_uart.o(i.UART_GetSendStatus), (20 bytes). + Removing drv_uart.o(i.UART_ReadBlocking), (32 bytes). + Removing drv_uart.o(i.UART_ReceiveNonBlocking), (50 bytes). + Removing drv_uart.o(i.UART_ResetTxFIFO), (36 bytes). + Removing drv_uart.o(i.UART_SendNonBlocking), (38 bytes). + Removing drv_uart.o(i.UART_TransferCreateHandle), (96 bytes). + Removing drv_uart.o(i.UART_TransferStartRingBuffer), (30 bytes). + Removing drv_uart.o(.constdata), (1 bytes). + Removing drv_uart_dma.o(.rev16_text), (4 bytes). + Removing drv_uart_dma.o(.revsh_text), (4 bytes). + Removing drv_uart_dma.o(i.UART_DMAInit), (76 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortReceiveDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferAbortSendDMA), (16 bytes). + Removing drv_uart_dma.o(i.UART_TransferCreateHandleDMA), (176 bytes). + Removing drv_uart_dma.o(i.UART_TransferGetReceiveCountDMA), (44 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferReceiveDMACallback), (34 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMA), (68 bytes). + Removing drv_uart_dma.o(i.UART_TransferSendDMACallback), (34 bytes). + Removing drv_uart_dma.o(.data), (8 bytes). + Removing drv_wdg.o(.rev16_text), (4 bytes). + Removing drv_wdg.o(.revsh_text), (4 bytes). + Removing drv_wdg.o(i.drv_wdg_enable), (32 bytes). + Removing drv_wdg.o(i.drv_wdg_load_match), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_register_callback), (12 bytes). + Removing drv_wdg.o(i.drv_wdg_sel_mode), (28 bytes). + Removing drv_wdg.o(i.drv_wdg_set_repeat), (12 bytes). + Removing dflti.o(.text), (40 bytes). + +583 unused section(s) (total 27144 bytes) removed from the image. + +============================================================================== + +Image Symbol Table + + Local Symbols + + Symbol Name Value Ov Type Size Object(Section) + + ../clib/../cmprslib/zerorunl2.c 0x00000000 Number 0 __dczerorl2.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 idiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uldiv.o ABSOLUTE + ../clib/microlib/division.c 0x00000000 Number 0 uidiv.o ABSOLUTE + ../clib/microlib/errno.c 0x00000000 Number 0 errno.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry8a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry11b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry5.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry2.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry7a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9a.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry9b.o ABSOLUTE + ../clib/microlib/init/entry.s 0x00000000 Number 0 entry10a.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llsshr.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llshl.o ABSOLUTE + ../clib/microlib/longlong.c 0x00000000 Number 0 llushr.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf6.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf5.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf4.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf3.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf2.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf1.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf0.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf8.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printf7.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfa.o ABSOLUTE + ../clib/microlib/printf/printf.c 0x00000000 Number 0 printfb.o ABSOLUTE + ../clib/microlib/printf/stubs.s 0x00000000 Number 0 stubs.o ABSOLUTE + ../clib/microlib/stdio/streams.c 0x00000000 Number 0 stdout.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpya.o ABSOLUTE + ../clib/microlib/string/memcpy.c 0x00000000 Number 0 memcpyb.o ABSOLUTE + ../clib/microlib/string/memset.c 0x00000000 Number 0 memseta.o ABSOLUTE + ../clib/microlib/stubs.s 0x00000000 Number 0 iusefp.o ABSOLUTE + ../fplib/microlib/f2d.c 0x00000000 Number 0 f2d.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 dadd.o ABSOLUTE + ../fplib/microlib/fpadd.c 0x00000000 Number 0 fadd.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 fdiv.o ABSOLUTE + ../fplib/microlib/fpdiv.c 0x00000000 Number 0 ddiv.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 fepilogue.o ABSOLUTE + ../fplib/microlib/fpepilogue.c 0x00000000 Number 0 depilogue.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixul.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixi.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 dfixui.o ABSOLUTE + ../fplib/microlib/fpfix.c 0x00000000 Number 0 ffixi.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 ffltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dflti.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 dfltui.o ABSOLUTE + ../fplib/microlib/fpflt.c 0x00000000 Number 0 fflti.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 dmul.o ABSOLUTE + ../fplib/microlib/fpmul.c 0x00000000 Number 0 fmul.o ABSOLUTE + ../fplib/microlib/fpscalb.c 0x00000000 Number 0 fscalb.o ABSOLUTE + ../fplib/microlib/fpsqrt.c 0x00000000 Number 0 dsqrt.o ABSOLUTE + ../mathlib/ceil.c 0x00000000 Number 0 ceil.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt.o ABSOLUTE + ../mathlib/sqrt.c 0x00000000 Number 0 sqrt_x.o ABSOLUTE + ..\..\..\src\common\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\..\..\src\common\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\..\..\src\driver\robin\src\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\..\..\src\driver\source\robin\drv\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\dcs_packet_fifo.c 0x00000000 Number 0 dcs_packet_fifo.o ABSOLUTE + ..\..\..\src\driver\source\robin\hal\internal\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\..\..\src\sdk\robin\src\drv\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\..\..\src\sdk\robin\src\hal\internal\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\..\src\app\demo\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\..\src\app\demo\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\..\src\app\demo\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\..\src\app\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\..\src\board\board.c 0x00000000 Number 0 board.o ABSOLUTE + ..\..\src\board\startup\startup_ARMCM0.s 0x00000000 Number 0 startup_armcm0.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_delay.c 0x00000000 Number 0 tau_delay.o ABSOLUTE + ..\\..\\..\\src\\common\\tau_log.c 0x00000000 Number 0 tau_log.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_chip_info.c 0x00000000 Number 0 drv_chip_info.o ABSOLUTE + ..\\..\\..\\src\\driver\\robin\\src\\drv_dsc_dec.c 0x00000000 Number 0 drv_dsc_dec.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_rx.c 0x00000000 Number 0 drv_dsi_rx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_dsi_tx.c 0x00000000 Number 0 drv_dsi_tx.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_efuse.c 0x00000000 Number 0 drv_efuse.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_lcdc.c 0x00000000 Number 0 drv_lcdc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_memc.c 0x00000000 Number 0 drv_memc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_phy_common.c 0x00000000 Number 0 drv_phy_common.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_rxbr.c 0x00000000 Number 0 drv_rxbr.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\drv_vidc.c 0x00000000 Number 0 drv_vidc.o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\drv\\irq_redirect .c 0x00000000 Number 0 irq_redirect .o ABSOLUTE + ..\\..\\..\\src\\driver\\source\\robin\\hal\\internal\\hal_internal_vsync.c 0x00000000 Number 0 hal_internal_vsync.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_common.c 0x00000000 Number 0 drv_common.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_crgu.c 0x00000000 Number 0 drv_crgu.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_dma.c 0x00000000 Number 0 drv_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls.c 0x00000000 Number 0 drv_fls.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_fls_dma.c 0x00000000 Number 0 drv_fls_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_gpio.c 0x00000000 Number 0 drv_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_dma.c 0x00000000 Number 0 drv_i2c_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_master.c 0x00000000 Number 0 drv_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_i2c_slave.c 0x00000000 Number 0 drv_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_param_init.c 0x00000000 Number 0 drv_param_init.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwm.c 0x00000000 Number 0 drv_pwm.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_pwr.c 0x00000000 Number 0 drv_pwr.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_dma.c 0x00000000 Number 0 drv_spi_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_master.c 0x00000000 Number 0 drv_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_spi_slave.c 0x00000000 Number 0 drv_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_swire.c 0x00000000 Number 0 drv_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_sys_cfg.c 0x00000000 Number 0 drv_sys_cfg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_timer.c 0x00000000 Number 0 drv_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart.c 0x00000000 Number 0 drv_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_uart_dma.c 0x00000000 Number 0 drv_uart_dma.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\drv\\drv_wdg.c 0x00000000 Number 0 drv_wdg.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_rx_ctrl.c 0x00000000 Number 0 hal_dsi_rx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_dsi_tx_ctrl.c 0x00000000 Number 0 hal_dsi_tx_ctrl.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_gpio.c 0x00000000 Number 0 hal_gpio.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_master.c 0x00000000 Number 0 hal_i2c_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_i2c_slave.c 0x00000000 Number 0 hal_i2c_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_master.c 0x00000000 Number 0 hal_spi_master.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_spi_slave.c 0x00000000 Number 0 hal_spi_slave.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_swire.c 0x00000000 Number 0 hal_swire.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_system.c 0x00000000 Number 0 hal_system.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_timer.c 0x00000000 Number 0 hal_timer.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\hal_uart.c 0x00000000 Number 0 hal_uart.o ABSOLUTE + ..\\..\\..\\src\\sdk\\robin\\src\\hal\\internal\\norflash.c 0x00000000 Number 0 norflash.o ABSOLUTE + ..\\..\\src\\app\\demo\\ap_demo.c 0x00000000 Number 0 ap_demo.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_for_custom_s8.c 0x00000000 Number 0 app_tp_for_custom_s8.o ABSOLUTE + ..\\..\\src\\app\\demo\\app_tp_transfer.c 0x00000000 Number 0 app_tp_transfer.o ABSOLUTE + ..\\..\\src\\app\\main.c 0x00000000 Number 0 main.o ABSOLUTE + ..\\..\\src\\board\\board.c 0x00000000 Number 0 board.o ABSOLUTE + cdcmple.s 0x00000000 Number 0 cdcmple.o ABSOLUTE + cdrcmple.s 0x00000000 Number 0 cdrcmple.o ABSOLUTE + cfrcmple.s 0x00000000 Number 0 cfrcmple.o ABSOLUTE + dc.s 0x00000000 Number 0 dc.o ABSOLUTE + handlers.s 0x00000000 Number 0 handlers.o ABSOLUTE + init.s 0x00000000 Number 0 init.o ABSOLUTE + RESET 0x00010000 Section 192 startup_armcm0.o(RESET) + .ARM.Collect$$$$00000000 0x000100c0 Section 0 entry.o(.ARM.Collect$$$$00000000) + .ARM.Collect$$$$00000001 0x000100c0 Section 4 entry2.o(.ARM.Collect$$$$00000001) + .ARM.Collect$$$$00000004 0x000100c4 Section 4 entry5.o(.ARM.Collect$$$$00000004) + .ARM.Collect$$$$00000008 0x000100c8 Section 0 entry7b.o(.ARM.Collect$$$$00000008) + .ARM.Collect$$$$0000000A 0x000100c8 Section 0 entry8b.o(.ARM.Collect$$$$0000000A) + .ARM.Collect$$$$0000000B 0x000100c8 Section 8 entry9a.o(.ARM.Collect$$$$0000000B) + .ARM.Collect$$$$0000000D 0x000100d0 Section 0 entry10a.o(.ARM.Collect$$$$0000000D) + .ARM.Collect$$$$0000000F 0x000100d0 Section 0 entry11a.o(.ARM.Collect$$$$0000000F) + .ARM.Collect$$$$00002712 0x000100d0 Section 4 entry2.o(.ARM.Collect$$$$00002712) + __lit__00000000 0x000100d0 Data 4 entry2.o(.ARM.Collect$$$$00002712) + .text 0x000100d4 Section 120 startup_armcm0.o(.text) + .text 0x0001014c Section 0 uidiv.o(.text) + .text 0x00010178 Section 0 idiv.o(.text) + .text 0x000101a0 Section 0 memcpya.o(.text) + .text 0x000101c4 Section 0 memseta.o(.text) + .text 0x000101e8 Section 0 fadd.o(.text) + .text 0x0001029a Section 0 fmul.o(.text) + .text 0x00010314 Section 0 fdiv.o(.text) + .text 0x00010390 Section 0 fscalb.o(.text) + .text 0x000103a8 Section 0 dadd.o(.text) + .text 0x0001050c Section 0 dmul.o(.text) + .text 0x000105dc Section 0 ddiv.o(.text) + .text 0x000106cc Section 0 fflti.o(.text) + .text 0x000106e2 Section 0 ffltui.o(.text) + .text 0x000106f0 Section 0 dfltui.o(.text) + .text 0x0001070c Section 0 ffixi.o(.text) + .text 0x0001073e Section 0 ffixui.o(.text) + .text 0x00010768 Section 0 dfixi.o(.text) + .text 0x000107b0 Section 0 dfixui.o(.text) + .text 0x000107ec Section 0 f2d.o(.text) + .text 0x00010814 Section 40 cdcmple.o(.text) + .text 0x0001083c Section 20 cfrcmple.o(.text) + .text 0x00010850 Section 0 uldiv.o(.text) + .text 0x000108b0 Section 0 llshl.o(.text) + .text 0x000108d0 Section 0 llushr.o(.text) + .text 0x000108f2 Section 0 llsshr.o(.text) + .text 0x00010918 Section 0 fepilogue.o(.text) + .text 0x00010918 Section 0 iusefp.o(.text) + .text 0x0001099a Section 0 depilogue.o(.text) + .text 0x00010a58 Section 0 dsqrt.o(.text) + .text 0x00010afc Section 0 dfixul.o(.text) + .text 0x00010b3c Section 40 cdrcmple.o(.text) + .text 0x00010b64 Section 36 init.o(.text) + .text 0x00010b88 Section 0 __dczerorl2.o(.text) + i.ADC_IRQn_Handler 0x00010be0 Section 0 irq_redirect .o(i.ADC_IRQn_Handler) + i.AP_NRESET_IRQn_Handler 0x00010bf8 Section 0 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + i.DMA_IRQn_Handler 0x00010c10 Section 0 irq_redirect .o(i.DMA_IRQn_Handler) + i.EXTI_INT0_IRQn_Handler 0x00010c24 Section 0 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + i.EXTI_INT1_IRQn_Handler 0x00010c40 Section 0 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + i.EXTI_INT2_IRQn_Handler 0x00010c5c Section 0 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + i.EXTI_INT3_IRQn_Handler 0x00010c78 Section 0 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + i.EXTI_INT4_IRQn_Handler 0x00010c94 Section 0 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + i.EXTI_INT5_IRQn_Handler 0x00010cb0 Section 0 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + i.EXTI_INT6_IRQn_Handler 0x00010ccc Section 0 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + i.EXTI_INT7_IRQn_Handler 0x00010ce8 Section 0 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + i.EncryptCheckEx 0x00010d04 Section 0 app_tp_for_custom_s8.o(i.EncryptCheckEx) + i.FLSCTRL_IRQn_Handler 0x00010d28 Section 0 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + i.Gpio_swire_output 0x00010d3c Section 0 ap_demo.o(i.Gpio_swire_output) + i.HardFault_Handler 0x00010d8c Section 0 irq_redirect .o(i.HardFault_Handler) + i.I2C0_IRQn_Handler 0x00010da0 Section 0 irq_redirect .o(i.I2C0_IRQn_Handler) + i.I2C1_IRQn_Handler 0x00010db8 Section 0 irq_redirect .o(i.I2C1_IRQn_Handler) + i.LCDC_IRQn_Handler 0x00010dd0 Section 0 irq_redirect .o(i.LCDC_IRQn_Handler) + i.LOG_printf 0x00010de8 Section 0 tau_log.o(i.LOG_printf) + i.MEMC_IRQn_Handler 0x00010e10 Section 0 irq_redirect .o(i.MEMC_IRQn_Handler) + i.MIPI_RX_IRQn_Handler 0x00010e28 Section 0 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + i.MIPI_TX_IRQn_Handler 0x00010e40 Section 0 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + i.PWMDET_IRQn_Handler 0x00010e58 Section 0 irq_redirect .o(i.PWMDET_IRQn_Handler) + i.S20_Start_init 0x00010e74 Section 0 app_tp_transfer.o(i.S20_Start_init) + i.SPIM_IRQn_Handler 0x00010fa8 Section 0 irq_redirect .o(i.SPIM_IRQn_Handler) + i.SPIS_IRQn_Handler 0x00010fc4 Section 0 irq_redirect .o(i.SPIS_IRQn_Handler) + i.SWIRE_IRQn_Handler 0x00010fe0 Section 0 irq_redirect .o(i.SWIRE_IRQn_Handler) + i.UART_DisableDma 0x00010ffc Section 0 drv_uart.o(i.UART_DisableDma) + i.__scatterload_null 0x00010ffe Section 2 handlers.o(i.__scatterload_null) + .ARM.__at_0x11000 0x00011000 Section 20 drv_common.o(.ARM.__at_0x11000) + i.UART_GetInstance 0x00011014 Section 0 drv_uart.o(i.UART_GetInstance) + .ARM.__at_0x11018 0x00011018 Section 4 drv_common.o(.ARM.__at_0x11018) + i.SysTick_Handler 0x0001101c Section 0 irq_redirect .o(i.SysTick_Handler) + i.TIMER0_IRQn_Handler 0x00011034 Section 0 irq_redirect .o(i.TIMER0_IRQn_Handler) + i.TIMER1_IRQn_Handler 0x0001104c Section 0 irq_redirect .o(i.TIMER1_IRQn_Handler) + i.TIMER2_IRQn_Handler 0x00011064 Section 0 irq_redirect .o(i.TIMER2_IRQn_Handler) + i.TIMER3_IRQn_Handler 0x0001107c Section 0 irq_redirect .o(i.TIMER3_IRQn_Handler) + i.UART0_IRQ_Handle 0x00011094 Section 0 drv_uart.o(i.UART0_IRQ_Handle) + i.UART_IRQn_Handler 0x000110b0 Section 0 irq_redirect .o(i.UART_IRQn_Handler) + i.UART_ResetRxFIFO 0x000110c8 Section 0 drv_uart.o(i.UART_ResetRxFIFO) + i.UART_SetBaudRate 0x000110ec Section 0 drv_uart.o(i.UART_SetBaudRate) + i.UART_SwitchSCLK 0x00011134 Section 0 drv_uart.o(i.UART_SwitchSCLK) + i.UART_TransferHandleIRQ 0x0001114e Section 0 drv_uart.o(i.UART_TransferHandleIRQ) + i.UART_WriteBlocking 0x00011282 Section 0 drv_uart.o(i.UART_WriteBlocking) + i.UART_init 0x0001129c Section 0 drv_uart.o(i.UART_init) + i.VIDC_IRQn_Handler 0x00011358 Section 0 irq_redirect .o(i.VIDC_IRQn_Handler) + i.VPRE_IRQn_Handler 0x00011370 Section 0 irq_redirect .o(i.VPRE_IRQn_Handler) + i.WDG_IRQn_Handler 0x00011388 Section 0 irq_redirect .o(i.WDG_IRQn_Handler) + i.__0printf 0x000113a0 Section 0 printfa.o(i.__0printf) + i.__0vsprintf 0x000113c0 Section 0 printfa.o(i.__0vsprintf) + i.__ARM_clz 0x000113e4 Section 0 depilogue.o(i.__ARM_clz) + i.__ARM_common_switch8 0x00011412 Section 0 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + i.__NVIC_ClearPendingIRQ 0x0001142c Section 0 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x0001142d Thumb Code 18 drv_i2c_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_ClearPendingIRQ 0x00011444 Section 0 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + __NVIC_ClearPendingIRQ 0x00011445 Thumb Code 18 drv_spi_master.o(i.__NVIC_ClearPendingIRQ) + i.__NVIC_DisableIRQ 0x0001145c Section 0 drv_rxbr.o(i.__NVIC_DisableIRQ) + __NVIC_DisableIRQ 0x0001145d Thumb Code 26 drv_rxbr.o(i.__NVIC_DisableIRQ) + i.__NVIC_EnableIRQ 0x0001147c Section 0 drv_rxbr.o(i.__NVIC_EnableIRQ) + __NVIC_EnableIRQ 0x0001147d Thumb Code 18 drv_rxbr.o(i.__NVIC_EnableIRQ) + i.__NVIC_SetPriority 0x00011494 Section 0 hal_spi_slave.o(i.__NVIC_SetPriority) + __NVIC_SetPriority 0x00011495 Thumb Code 60 hal_spi_slave.o(i.__NVIC_SetPriority) + i.__scatterload_copy 0x000114d8 Section 14 handlers.o(i.__scatterload_copy) + i.__scatterload_zeroinit 0x000114e6 Section 14 handlers.o(i.__scatterload_zeroinit) + i.__set_errno 0x000114f4 Section 0 errno.o(i.__set_errno) + i._fp_digits 0x00011500 Section 0 printfa.o(i._fp_digits) + _fp_digits 0x00011501 Thumb Code 344 printfa.o(i._fp_digits) + i._printf_core 0x00011674 Section 0 printfa.o(i._printf_core) + _printf_core 0x00011675 Thumb Code 1754 printfa.o(i._printf_core) + i._printf_post_padding 0x00011d60 Section 0 printfa.o(i._printf_post_padding) + _printf_post_padding 0x00011d61 Thumb Code 32 printfa.o(i._printf_post_padding) + i._printf_pre_padding 0x00011d80 Section 0 printfa.o(i._printf_pre_padding) + _printf_pre_padding 0x00011d81 Thumb Code 44 printfa.o(i._printf_pre_padding) + i._sputc 0x00011dac Section 0 printfa.o(i._sputc) + _sputc 0x00011dad Thumb Code 10 printfa.o(i._sputc) + i.ap_dcs_read 0x00011db8 Section 0 ap_demo.o(i.ap_dcs_read) + ap_dcs_read 0x00011db9 Thumb Code 1188 ap_demo.o(i.ap_dcs_read) + i.ap_demo 0x0001225c Section 0 ap_demo.o(i.ap_demo) + i.ap_get_reg_ca 0x00012474 Section 0 ap_demo.o(i.ap_get_reg_ca) + ap_get_reg_ca 0x00012475 Thumb Code 54 ap_demo.o(i.ap_get_reg_ca) + i.ap_get_reg_df 0x000124dc Section 0 ap_demo.o(i.ap_get_reg_df) + ap_get_reg_df 0x000124dd Thumb Code 134 ap_demo.o(i.ap_get_reg_df) + i.ap_reset_cb 0x00012568 Section 0 ap_demo.o(i.ap_reset_cb) + ap_reset_cb 0x00012569 Thumb Code 40 ap_demo.o(i.ap_reset_cb) + i.ap_set_backlight_51 0x000125dc Section 0 ap_demo.o(i.ap_set_backlight_51) + ap_set_backlight_51 0x000125dd Thumb Code 92 ap_demo.o(i.ap_set_backlight_51) + i.ap_set_display_off 0x0001263c Section 0 ap_demo.o(i.ap_set_display_off) + ap_set_display_off 0x0001263d Thumb Code 36 ap_demo.o(i.ap_set_display_off) + i.ap_set_display_on 0x00012688 Section 0 ap_demo.o(i.ap_set_display_on) + ap_set_display_on 0x00012689 Thumb Code 18 ap_demo.o(i.ap_set_display_on) + i.ap_set_enter_sleep_mode 0x000126bc Section 0 ap_demo.o(i.ap_set_enter_sleep_mode) + ap_set_enter_sleep_mode 0x000126bd Thumb Code 86 ap_demo.o(i.ap_set_enter_sleep_mode) + i.ap_set_exit_sleep_mode 0x00012744 Section 0 ap_demo.o(i.ap_set_exit_sleep_mode) + ap_set_exit_sleep_mode 0x00012745 Thumb Code 22 ap_demo.o(i.ap_set_exit_sleep_mode) + i.ap_set_tp_calibration_04 0x00012788 Section 0 ap_demo.o(i.ap_set_tp_calibration_04) + ap_set_tp_calibration_04 0x00012789 Thumb Code 22 ap_demo.o(i.ap_set_tp_calibration_04) + i.ap_tp_calibration 0x000127a4 Section 0 app_tp_transfer.o(i.ap_tp_calibration) + i.app_ADC_IRQn_Handler 0x00012854 Section 0 drv_rxbr.o(i.app_ADC_IRQn_Handler) + i.app_AP_NRESET_IRQn_Handler 0x00012870 Section 0 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + i.app_EXTI_INT0_IRQn_Handler 0x00012894 Section 0 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + i.app_EXTI_INT1_IRQn_Handler 0x000128b0 Section 0 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + i.app_EXTI_INT2_IRQn_Handler 0x000128cc Section 0 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + i.app_EXTI_INT3_IRQn_Handler 0x000128e8 Section 0 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + i.app_EXTI_INT4_IRQn_Handler 0x00012904 Section 0 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + i.app_EXTI_INT5_IRQn_Handler 0x00012920 Section 0 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + i.app_EXTI_INT6_IRQn_Handler 0x0001293c Section 0 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + i.app_EXTI_INT7_IRQn_Handler 0x00012958 Section 0 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + i.app_HardFault_Handler 0x00012974 Section 0 drv_common.o(i.app_HardFault_Handler) + i.app_I2C0_IRQn_Handler 0x000129bc Section 0 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + i.app_I2C1_IRQn_Handler 0x000129d4 Section 0 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + i.app_LCDC_IRQn_Handler 0x000129e4 Section 0 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + i.app_MEMC_IRQn_Handler 0x00012b88 Section 0 drv_memc.o(i.app_MEMC_IRQn_Handler) + i.app_MIPI_RX_IRQn_Handler 0x00012c10 Section 0 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + i.app_MIPI_TX_IRQn_Handler 0x00012ea8 Section 0 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + i.app_PWMDET_IRQn_Handler 0x00012f48 Section 0 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + i.app_SPIM_IRQn_Handler 0x00012f90 Section 0 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + i.app_SPIS_IRQn_Handler 0x00012fc0 Section 0 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + i.app_SWIRE_IRQn_Handler 0x000131c0 Section 0 drv_swire.o(i.app_SWIRE_IRQn_Handler) + i.app_SysTick_Handler 0x000131e0 Section 0 drv_common.o(i.app_SysTick_Handler) + i.app_TIMER0_IRQn_Handler 0x000131f8 Section 0 drv_timer.o(i.app_TIMER0_IRQn_Handler) + i.app_TIMER1_IRQn_Handler 0x00013202 Section 0 drv_timer.o(i.app_TIMER1_IRQn_Handler) + i.app_TIMER2_IRQn_Handler 0x0001320c Section 0 drv_timer.o(i.app_TIMER2_IRQn_Handler) + i.app_TIMER3_IRQn_Handler 0x00013216 Section 0 drv_timer.o(i.app_TIMER3_IRQn_Handler) + i.app_UART_IRQn_Handler 0x00013220 Section 0 drv_uart.o(i.app_UART_IRQn_Handler) + i.app_VIDC_IRQn_Handler 0x00013228 Section 0 drv_vidc.o(i.app_VIDC_IRQn_Handler) + i.app_VPRE_IRQn_Handler 0x00013244 Section 0 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + i.app_WDG_IRQn_Handler 0x00013260 Section 0 drv_wdg.o(i.app_WDG_IRQn_Handler) + i.app_dma_irq_handler 0x00013298 Section 0 drv_dma.o(i.app_dma_irq_handler) + i.app_fls_ctrl_Handler 0x000132a8 Section 0 norflash.o(i.app_fls_ctrl_Handler) + i.app_tp_I2C_init 0x000132d8 Section 0 app_tp_transfer.o(i.app_tp_I2C_init) + i.app_tp_calibration_exec 0x000132fc Section 0 ap_demo.o(i.app_tp_calibration_exec) + i.app_tp_i2cs_callback 0x0001335c Section 0 app_tp_transfer.o(i.app_tp_i2cs_callback) + app_tp_i2cs_callback 0x0001335d Thumb Code 42 app_tp_transfer.o(i.app_tp_i2cs_callback) + i.app_tp_init 0x0001338c Section 0 app_tp_transfer.o(i.app_tp_init) + i.app_tp_m_read 0x000133e0 Section 0 app_tp_transfer.o(i.app_tp_m_read) + app_tp_m_read 0x000133e1 Thumb Code 32 app_tp_transfer.o(i.app_tp_m_read) + i.app_tp_m_write 0x00013400 Section 0 app_tp_transfer.o(i.app_tp_m_write) + app_tp_m_write 0x00013401 Thumb Code 8 app_tp_transfer.o(i.app_tp_m_write) + i.app_tp_phone_analysis_data 0x00013408 Section 0 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + i.app_tp_phone_clear_reset_on 0x000137a8 Section 0 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + i.app_tp_s_read 0x000137b4 Section 0 app_tp_transfer.o(i.app_tp_s_read) + i.app_tp_s_write 0x000137bc Section 0 app_tp_transfer.o(i.app_tp_s_write) + i.app_tp_screen_analysis_int 0x000137c4 Section 0 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + i.app_tp_screen_init 0x00013b94 Section 0 app_tp_transfer.o(i.app_tp_screen_init) + i.app_tp_screen_int_callback 0x00013bc4 Section 0 app_tp_transfer.o(i.app_tp_screen_int_callback) + app_tp_screen_int_callback 0x00013bc5 Thumb Code 8 app_tp_transfer.o(i.app_tp_screen_int_callback) + i.app_tp_transfer_screen_const 0x00013bd0 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_const) + app_tp_transfer_screen_const 0x00013bd1 Thumb Code 50 app_tp_transfer.o(i.app_tp_transfer_screen_const) + i.app_tp_transfer_screen_int 0x00013c10 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_int) + i.app_tp_transfer_screen_start 0x00013d04 Section 0 app_tp_transfer.o(i.app_tp_transfer_screen_start) + i.board_Init 0x00013d18 Section 0 board.o(i.board_Init) + i.calc_framebuffer_setting 0x00013d3c Section 0 hal_internal_vsync.o(i.calc_framebuffer_setting) + i.ceil 0x0001422c Section 0 ceil.o(i.ceil) + i.check_mipi_rx_tx_video_info 0x000142f4 Section 0 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + check_mipi_rx_tx_video_info 0x000142f5 Thumb Code 44 hal_internal_vsync.o(i.check_mipi_rx_tx_video_info) + i.check_pkt_buf_rev 0x00014320 Section 0 hal_internal_vsync.o(i.check_pkt_buf_rev) + check_pkt_buf_rev 0x00014321 Thumb Code 90 hal_internal_vsync.o(i.check_pkt_buf_rev) + i.dcs_packet_fifo_alloc 0x000143b4 Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + i.dcs_packet_fifo_init 0x0001440c Section 0 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + i.dcs_packet_free_fifo_header 0x00014424 Section 0 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + i.dcs_packet_get_fifo_header 0x00014468 Section 0 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + i.dcs_sw_filter 0x0001448c Section 0 hal_internal_vsync.o(i.dcs_sw_filter) + dcs_sw_filter 0x0001448d Thumb Code 24 hal_internal_vsync.o(i.dcs_sw_filter) + i.delayMs 0x000144a8 Section 0 tau_delay.o(i.delayMs) + i.delayUs 0x000144c0 Section 0 tau_delay.o(i.delayUs) + i.drv_ap_rst_trig_edge_detect 0x000144e4 Section 0 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + i.drv_chip_info_get_info 0x0001451c Section 0 drv_chip_info.o(i.drv_chip_info_get_info) + i.drv_chip_info_init 0x00014528 Section 0 drv_chip_info.o(i.drv_chip_info_init) + i.drv_chip_rx_info_check 0x00014568 Section 0 drv_chip_info.o(i.drv_chip_rx_info_check) + i.drv_chip_rx_init_done 0x00014618 Section 0 drv_chip_info.o(i.drv_chip_rx_init_done) + i.drv_common_enable_systick 0x0001462c Section 0 drv_common.o(i.drv_common_enable_systick) + i.drv_common_system_init 0x00014684 Section 0 drv_common.o(i.drv_common_system_init) + i.drv_crgu_config_reset_modules 0x0001468c Section 0 drv_crgu.o(i.drv_crgu_config_reset_modules) + i.drv_crgu_set_ahb_pre_div 0x0001469c Section 0 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + i.drv_crgu_set_ahb_src 0x000146b0 Section 0 drv_crgu.o(i.drv_crgu_set_ahb_src) + i.drv_crgu_set_clock 0x000146c4 Section 0 drv_crgu.o(i.drv_crgu_set_clock) + i.drv_crgu_set_dpi_mux_src 0x000146e4 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + i.drv_crgu_set_dpi_pre_div 0x000146f8 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + i.drv_crgu_set_dpi_pre_src 0x00014710 Section 0 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + i.drv_crgu_set_dsc_core_div 0x00014724 Section 0 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + i.drv_crgu_set_dsco_src 0x00014738 Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src) + i.drv_crgu_set_dsco_src_div 0x0001474c Section 0 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + i.drv_crgu_set_fb_div 0x00014760 Section 0 drv_crgu.o(i.drv_crgu_set_fb_div) + i.drv_crgu_set_fb_src 0x00014774 Section 0 drv_crgu.o(i.drv_crgu_set_fb_src) + i.drv_crgu_set_lcdc_div 0x00014788 Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_div) + i.drv_crgu_set_lcdc_src 0x0001479c Section 0 drv_crgu.o(i.drv_crgu_set_lcdc_src) + i.drv_crgu_set_mipi_cfg_src 0x000147b0 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + i.drv_crgu_set_mipi_ref_src 0x000147c4 Section 0 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + i.drv_crgu_set_reset 0x000147dc Section 0 drv_crgu.o(i.drv_crgu_set_reset) + i.drv_crgu_set_rxbr_div 0x000147f4 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_div) + i.drv_crgu_set_rxbr_src 0x00014808 Section 0 drv_crgu.o(i.drv_crgu_set_rxbr_src) + i.drv_crgu_set_vidc_src 0x0001481c Section 0 drv_crgu.o(i.drv_crgu_set_vidc_src) + i.drv_dma_clear_flag 0x00014830 Section 0 drv_dma.o(i.drv_dma_clear_flag) + i.drv_dma_create_handle 0x00014848 Section 0 drv_dma.o(i.drv_dma_create_handle) + i.drv_dma_disenable_channel 0x00014864 Section 0 drv_dma.o(i.drv_dma_disenable_channel) + i.drv_dma_enable_channel 0x00014874 Section 0 drv_dma.o(i.drv_dma_enable_channel) + i.drv_dma_enable_channel_interrupts 0x00014884 Section 0 drv_dma.o(i.drv_dma_enable_channel_interrupts) + i.drv_dma_get_channel_flag 0x000148a8 Section 0 drv_dma.o(i.drv_dma_get_channel_flag) + i.drv_dma_irq_handler 0x000148b4 Section 0 drv_dma.o(i.drv_dma_irq_handler) + i.drv_dma_prepar_transfer 0x00014944 Section 0 drv_dma.o(i.drv_dma_prepar_transfer) + i.drv_dma_set_burst 0x00014956 Section 0 drv_dma.o(i.drv_dma_set_burst) + i.drv_dma_set_callback 0x00014970 Section 0 drv_dma.o(i.drv_dma_set_callback) + i.drv_dma_set_transfer 0x00014978 Section 0 drv_dma.o(i.drv_dma_set_transfer) + i.drv_dsc_dec_convert_pps_rc_parameter 0x000149bc Section 0 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + i.drv_dsc_dec_disable 0x000149f2 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_disable) + i.drv_dsc_dec_enable 0x00014a00 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_enable) + i.drv_dsc_dec_get_nslc 0x00014a74 Section 0 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + i.drv_dsc_dec_set_u8_pps 0x00014a7e Section 0 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + i.drv_dsi_rx_calc_ipi_tx_delay 0x00014aa8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + i.drv_dsi_rx_enable_irq 0x00014bac Section 0 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + i.drv_dsi_rx_get_color_bpp 0x00014bec Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + drv_dsi_rx_get_color_bpp 0x00014bed Thumb Code 62 drv_dsi_rx.o(i.drv_dsi_rx_get_color_bpp) + i.drv_dsi_rx_get_color_pcc 0x00014c3c Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + drv_dsi_rx_get_color_pcc 0x00014c3d Thumb Code 24 drv_dsi_rx.o(i.drv_dsi_rx_get_color_pcc) + i.drv_dsi_rx_get_compression_en 0x00014c58 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + i.drv_dsi_rx_get_max_ret_size 0x00014c60 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + i.drv_dsi_rx_power_up 0x00014c66 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + i.drv_dsi_rx_set_ctrl_cfg 0x00014c74 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + i.drv_dsi_rx_set_ddi_cfg 0x00014c94 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + i.drv_dsi_rx_set_inten 0x00014ca4 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + i.drv_dsi_rx_set_ipi_cfg 0x00014ca8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + i.drv_dsi_rx_set_lane_swap 0x00014cb8 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + i.drv_dsi_rx_set_resp_cnt 0x00014cfe Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + i.drv_dsi_rx_set_up_phy 0x00014d24 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + i.drv_dsi_rx_shut_down 0x00014e28 Section 0 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + i.drv_dsi_tx_command_header 0x00014e36 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + i.drv_dsi_tx_command_mode_cfg 0x00014e4a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + i.drv_dsi_tx_command_put_payload 0x00014eb6 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + i.drv_dsi_tx_config_eotp 0x00014eba Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + i.drv_dsi_tx_config_int 0x00014ed2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + i.drv_dsi_tx_dpi_lpcmd_time 0x00014eda Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + i.drv_dsi_tx_dpi_mode 0x00014ee2 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + i.drv_dsi_tx_dpi_polarity 0x00014eec Section 0 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + i.drv_dsi_tx_edpi_cmd_size 0x00014f10 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + i.drv_dsi_tx_get_cmd_status 0x00014f14 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + i.drv_dsi_tx_mode 0x00014f18 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_mode) + i.drv_dsi_tx_phy_clock_lane_auto_lp 0x00014f1c Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + i.drv_dsi_tx_phy_clock_lane_req_hs 0x00014f34 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + i.drv_dsi_tx_phy_lane_mode 0x00014f4e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + i.drv_dsi_tx_phy_status_ready 0x00014f5a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + i.drv_dsi_tx_phy_status_stopstate 0x00014fbe Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + i.drv_dsi_tx_phy_test_setup 0x00014ffc Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + i.drv_dsi_tx_phy_time_cfg 0x00015130 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + i.drv_dsi_tx_powerup 0x0001514e Section 0 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + i.drv_dsi_tx_response_mode 0x00015156 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + i.drv_dsi_tx_set_bta_ack 0x00015172 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + i.drv_dsi_tx_set_esc_div 0x0001518a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + i.drv_dsi_tx_set_int 0x00015198 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + i.drv_dsi_tx_set_time_out_div 0x000151d8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + i.drv_dsi_tx_set_video_chunk 0x000151e8 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + i.drv_dsi_tx_set_video_timing 0x000151f0 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + i.drv_dsi_tx_shutdown 0x00015212 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + i.drv_dsi_tx_timeout_cfg 0x0001521a Section 0 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + i.drv_dsi_tx_video_mode_cfg 0x00015240 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + i.drv_dsi_tx_video_mode_disable_hact_cmd 0x000152ea Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + i.drv_dsi_tx_video_mode_set_lp_cmd 0x00015300 Section 0 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + i.drv_efuse_enter_inactive 0x00015318 Section 0 drv_efuse.o(i.drv_efuse_enter_inactive) + i.drv_efuse_int_enable 0x00015346 Section 0 drv_efuse.o(i.drv_efuse_int_enable) + i.drv_efuse_read 0x00015352 Section 0 drv_efuse.o(i.drv_efuse_read) + i.drv_efuse_read_req 0x00015384 Section 0 drv_efuse.o(i.drv_efuse_read_req) + i.drv_gpio_get_input_data 0x0001539c Section 0 drv_gpio.o(i.drv_gpio_get_input_data) + i.drv_gpio_register_ap_reset_callback 0x000153b4 Section 0 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + i.drv_gpio_register_callback 0x000153c0 Section 0 drv_gpio.o(i.drv_gpio_register_callback) + i.drv_gpio_set_int 0x000153d4 Section 0 drv_gpio.o(i.drv_gpio_set_int) + i.drv_gpio_set_ioe 0x00015424 Section 0 drv_gpio.o(i.drv_gpio_set_ioe) + i.drv_gpio_set_mode0 0x00015444 Section 0 drv_gpio.o(i.drv_gpio_set_mode0) + i.drv_gpio_set_mode1 0x00015454 Section 0 drv_gpio.o(i.drv_gpio_set_mode1) + i.drv_gpio_set_mode2 0x00015464 Section 0 drv_gpio.o(i.drv_gpio_set_mode2) + i.drv_gpio_set_mode3 0x00015474 Section 0 drv_gpio.o(i.drv_gpio_set_mode3) + i.drv_gpio_set_output_data 0x00015484 Section 0 hal_gpio.o(i.drv_gpio_set_output_data) + drv_gpio_set_output_data 0x00015485 Thumb Code 26 hal_gpio.o(i.drv_gpio_set_output_data) + i.drv_gpio_set_pull_state 0x000154a4 Section 0 drv_gpio.o(i.drv_gpio_set_pull_state) + i.drv_i2c0_set_callback 0x000155d4 Section 0 drv_i2c_slave.o(i.drv_i2c0_set_callback) + i.drv_i2c1_set_callback 0x000155e0 Section 0 drv_i2c_master.o(i.drv_i2c1_set_callback) + i.drv_i2c_dma_callback 0x000155ec Section 0 drv_i2c_dma.o(i.drv_i2c_dma_callback) + drv_i2c_dma_callback 0x000155ed Thumb Code 40 drv_i2c_dma.o(i.drv_i2c_dma_callback) + i.drv_i2c_dma_init 0x00015620 Section 0 drv_i2c_dma.o(i.drv_i2c_dma_init) + i.drv_i2c_enable_rx_dma 0x000156cc Section 0 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + i.drv_i2c_enable_tx_dma 0x000156e6 Section 0 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + i.drv_i2c_m_clear_it_pending_bit 0x00015700 Section 0 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + i.drv_i2c_m_enable 0x00015760 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable) + i.drv_i2c_m_enable_intr 0x00015770 Section 0 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + i.drv_i2c_master_init 0x000157a8 Section 0 drv_i2c_master.o(i.drv_i2c_master_init) + i.drv_i2c_master_read_dma 0x00015834 Section 0 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + i.drv_i2c_master_write_dma 0x00015890 Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + i.drv_i2c_master_write_read_cmd 0x000158cc Section 0 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + drv_i2c_master_write_read_cmd 0x000158cd Thumb Code 62 drv_i2c_dma.o(i.drv_i2c_master_write_read_cmd) + i.drv_i2c_s_clear_it_pending_bit 0x0001590a Section 0 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + i.drv_i2c_s_config_intr 0x0001594c Section 0 drv_i2c_slave.o(i.drv_i2c_s_config_intr) + i.drv_i2c_s_enable 0x00015950 Section 0 drv_i2c_slave.o(i.drv_i2c_s_enable) + i.drv_i2c_s_get_fifo_status 0x00015958 Section 0 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + i.drv_i2c_s_set_intr 0x0001596c Section 0 drv_i2c_slave.o(i.drv_i2c_s_set_intr) + i.drv_i2c_s_write_data 0x000159bc Section 0 drv_i2c_slave.o(i.drv_i2c_s_write_data) + i.drv_i2c_set_dma_irq_callback 0x000159d8 Section 0 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + i.drv_i2c_slave_init 0x00015a30 Section 0 drv_i2c_slave.o(i.drv_i2c_slave_init) + i.drv_i2c_slave_write_dma 0x00015a64 Section 0 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + i.drv_lcdc_config_bypass 0x00015a7c Section 0 drv_lcdc.o(i.drv_lcdc_config_bypass) + i.drv_lcdc_config_ccm 0x00015a94 Section 0 drv_lcdc.o(i.drv_lcdc_config_ccm) + i.drv_lcdc_config_disp_mode 0x00015ac4 Section 0 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + i.drv_lcdc_config_dpi_polarity 0x00015ada Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + i.drv_lcdc_config_dpi_timing 0x00015afe Section 0 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + i.drv_lcdc_config_edpi_mode 0x00015b24 Section 0 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + i.drv_lcdc_config_endianness 0x00015b3a Section 0 drv_lcdc.o(i.drv_lcdc_config_endianness) + i.drv_lcdc_config_input_size 0x00015b50 Section 0 drv_lcdc.o(i.drv_lcdc_config_input_size) + i.drv_lcdc_config_int 0x00015b5c Section 0 drv_lcdc.o(i.drv_lcdc_config_int) + i.drv_lcdc_config_int_single 0x00015b7a Section 0 drv_lcdc.o(i.drv_lcdc_config_int_single) + i.drv_lcdc_config_overwrite 0x00015b9c Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite) + i.drv_lcdc_config_overwrite_rgb 0x00015bbe Section 0 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + i.drv_lcdc_config_partial_display_area 0x00015bca Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + i.drv_lcdc_config_partial_display_enable 0x00015be4 Section 0 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + i.drv_lcdc_config_scale_up_coef 0x00015c06 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + i.drv_lcdc_config_scale_up_step 0x00015c20 Section 0 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + i.drv_lcdc_config_src_parameter 0x00015c2c Section 0 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + i.drv_lcdc_config_thresh 0x00015c78 Section 0 drv_lcdc.o(i.drv_lcdc_config_thresh) + i.drv_lcdc_ctrl_flow 0x00015c7e Section 0 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + i.drv_lcdc_enable_shadow_reg 0x00015c90 Section 0 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + i.drv_lcdc_set_int 0x00015cb0 Section 0 drv_lcdc.o(i.drv_lcdc_set_int) + i.drv_lcdc_set_video_hw_mode 0x00015cf0 Section 0 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + i.drv_lcdc_start 0x00015d04 Section 0 drv_lcdc.o(i.drv_lcdc_start) + i.drv_memc_clear_status 0x00015d24 Section 0 drv_memc.o(i.drv_memc_clear_status) + i.drv_memc_enable_irq 0x00015d30 Section 0 drv_memc.o(i.drv_memc_enable_irq) + i.drv_memc_gen_a_tear_signal 0x00015d70 Section 0 drv_memc.o(i.drv_memc_gen_a_tear_signal) + i.drv_memc_get_status 0x00015d7c Section 0 drv_memc.o(i.drv_memc_get_status) + i.drv_memc_rate_transfer_sel 0x00015d8e Section 0 drv_memc.o(i.drv_memc_rate_transfer_sel) + i.drv_memc_sel_vsync 0x00015d9e Section 0 drv_memc.o(i.drv_memc_sel_vsync) + i.drv_memc_set_active_height 0x00015dac Section 0 drv_memc.o(i.drv_memc_set_active_height) + i.drv_memc_set_data_mode 0x00015dc0 Section 0 drv_memc.o(i.drv_memc_set_data_mode) + i.drv_memc_set_double_buffer 0x00015dcc Section 0 drv_memc.o(i.drv_memc_set_double_buffer) + i.drv_memc_set_double_buffer_reverse 0x00015ddc Section 0 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + i.drv_memc_set_fs_en_conditions 0x00015dee Section 0 drv_memc.o(i.drv_memc_set_fs_en_conditions) + i.drv_memc_set_inten 0x00015dfe Section 0 drv_memc.o(i.drv_memc_set_inten) + i.drv_memc_set_lcdc_st_conditions 0x00015e14 Section 0 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + i.drv_memc_set_ltpo_mode 0x00015e2c Section 0 drv_memc.o(i.drv_memc_set_ltpo_mode) + i.drv_memc_set_tear_mode 0x00015e46 Section 0 drv_memc.o(i.drv_memc_set_tear_mode) + i.drv_memc_set_tear_waveform 0x00015e54 Section 0 drv_memc.o(i.drv_memc_set_tear_waveform) + i.drv_memc_set_vidc_sync_cnt 0x00015e7c Section 0 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + i.drv_param_init_get_ccm 0x00015e8c Section 0 drv_param_init.o(i.drv_param_init_get_ccm) + i.drv_param_init_get_scld_filter_h 0x00015e94 Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + i.drv_param_init_get_scld_filter_v 0x00015ea8 Section 0 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + i.drv_param_init_get_sclu_filter 0x00015ebc Section 0 drv_param_init.o(i.drv_param_init_get_sclu_filter) + i.drv_param_init_set_ccm 0x00015ec4 Section 0 drv_param_init.o(i.drv_param_init_set_ccm) + i.drv_param_p2r_filter_init 0x00015ed8 Section 0 drv_param_init.o(i.drv_param_p2r_filter_init) + i.drv_phy_enable_calibration 0x00015efc Section 0 drv_phy_common.o(i.drv_phy_enable_calibration) + i.drv_phy_get_calibration 0x00015f0c Section 0 drv_phy_common.o(i.drv_phy_get_calibration) + i.drv_phy_get_pll_para 0x00015f48 Section 0 drv_phy_common.o(i.drv_phy_get_pll_para) + i.drv_phy_get_rate_para 0x00015fa8 Section 0 drv_phy_common.o(i.drv_phy_get_rate_para) + i.drv_phy_test_clear 0x00015ffc Section 0 drv_phy_common.o(i.drv_phy_test_clear) + i.drv_phy_test_lock 0x0001600c Section 0 drv_phy_common.o(i.drv_phy_test_lock) + i.drv_phy_test_write_1_byte 0x00016024 Section 0 drv_phy_common.o(i.drv_phy_test_write_1_byte) + i.drv_phy_test_write_2_byte 0x00016044 Section 0 drv_phy_common.o(i.drv_phy_test_write_2_byte) + i.drv_phy_test_write_code 0x0001606a Section 0 drv_phy_common.o(i.drv_phy_test_write_code) + i.drv_phy_test_write_data 0x00016088 Section 0 drv_phy_common.o(i.drv_phy_test_write_data) + drv_phy_test_write_data 0x00016089 Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_data) + i.drv_pwr_set_cp_mode 0x000160a8 Section 0 drv_pwr.o(i.drv_pwr_set_cp_mode) + i.drv_pwr_set_pvd_mode 0x000160c8 Section 0 drv_pwr.o(i.drv_pwr_set_pvd_mode) + i.drv_pwr_set_system_clk_src 0x000160e0 Section 0 drv_pwr.o(i.drv_pwr_set_system_clk_src) + i.drv_rx_phy_test_clear 0x00016118 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + drv_rx_phy_test_clear 0x00016119 Thumb Code 12 drv_dsi_rx.o(i.drv_rx_phy_test_clear) + i.drv_rx_phy_test_lock 0x00016124 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + drv_rx_phy_test_lock 0x00016125 Thumb Code 16 drv_dsi_rx.o(i.drv_rx_phy_test_lock) + i.drv_rx_phy_test_write_1_byte 0x00016134 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + drv_rx_phy_test_write_1_byte 0x00016135 Thumb Code 20 drv_dsi_rx.o(i.drv_rx_phy_test_write_1_byte) + i.drv_rx_phy_test_write_2_byte 0x00016148 Section 0 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + drv_rx_phy_test_write_2_byte 0x00016149 Thumb Code 22 drv_dsi_rx.o(i.drv_rx_phy_test_write_2_byte) + i.drv_rxbr_clear_pkt_buffer 0x0001615e Section 0 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + i.drv_rxbr_clear_status0 0x00016168 Section 0 drv_rxbr.o(i.drv_rxbr_clear_status0) + i.drv_rxbr_enable_irq 0x0001616c Section 0 drv_rxbr.o(i.drv_rxbr_enable_irq) + i.drv_rxbr_frame_drop_cfg 0x000161c8 Section 0 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + i.drv_rxbr_get_clk 0x000161dc Section 0 drv_rxbr.o(i.drv_rxbr_get_clk) + i.drv_rxbr_get_col_addr 0x00016240 Section 0 drv_rxbr.o(i.drv_rxbr_get_col_addr) + i.drv_rxbr_get_int_source 0x00016244 Section 0 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + drv_rxbr_get_int_source 0x00016245 Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_int_source) + i.drv_rxbr_get_page_addr 0x00016256 Section 0 drv_rxbr.o(i.drv_rxbr_get_page_addr) + i.drv_rxbr_get_status0 0x0001625a Section 0 hal_internal_vsync.o(i.drv_rxbr_get_status0) + drv_rxbr_get_status0 0x0001625b Thumb Code 18 hal_internal_vsync.o(i.drv_rxbr_get_status0) + i.drv_rxbr_hline_rcv0_cfg 0x0001626c Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + i.drv_rxbr_hline_rcv_cfg 0x00016278 Section 0 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + i.drv_rxbr_register_irq0_callback 0x00016280 Section 0 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + i.drv_rxbr_register_irq1_callback 0x0001628c Section 0 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + i.drv_rxbr_set_ack_pkt_header 0x00016298 Section 0 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + i.drv_rxbr_set_cmd_filter 0x000162ac Section 0 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + i.drv_rxbr_set_color_format 0x00016378 Section 0 drv_rxbr.o(i.drv_rxbr_set_color_format) + i.drv_rxbr_set_inten 0x0001638c Section 0 drv_rxbr.o(i.drv_rxbr_set_inten) + i.drv_rxbr_set_ltpo_drop_th 0x000163a0 Section 0 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + i.drv_rxbr_set_usr_cfg 0x000163b0 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + i.drv_rxbr_set_usr_col 0x000163d6 Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_col) + i.drv_rxbr_set_usr_row 0x000163de Section 0 drv_rxbr.o(i.drv_rxbr_set_usr_row) + i.drv_spi_m_read_data 0x000163e8 Section 0 drv_spi_master.o(i.drv_spi_m_read_data) + i.drv_swire_enable 0x00016408 Section 0 drv_swire.o(i.drv_swire_enable) + i.drv_swire_set_int 0x00016424 Section 0 drv_swire.o(i.drv_swire_set_int) + i.drv_swire_set_power_down 0x00016478 Section 0 drv_swire.o(i.drv_swire_set_power_down) + i.drv_sys_cfg_clear_all_int 0x00016494 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + i.drv_sys_cfg_clear_pending 0x000164a0 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + i.drv_sys_cfg_sel_ap_rst_lvl_trig 0x000164c8 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + i.drv_sys_cfg_sel_ap_rst_trig 0x000164e0 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + i.drv_sys_cfg_sel_gpio_group 0x000164fc Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + i.drv_sys_cfg_sel_int_trig 0x00016520 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + i.drv_sys_cfg_set_dma_rx_req 0x00016544 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + i.drv_sys_cfg_set_dma_tx_req 0x00016554 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + i.drv_sys_cfg_set_int 0x00016564 Section 0 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + i.drv_timer_clear_status_flags 0x00016588 Section 0 drv_timer.o(i.drv_timer_clear_status_flags) + drv_timer_clear_status_flags 0x00016589 Thumb Code 26 drv_timer.o(i.drv_timer_clear_status_flags) + i.drv_timer_enable 0x000165a2 Section 0 drv_timer.o(i.drv_timer_enable) + i.drv_timer_get_instance 0x000165c4 Section 0 drv_timer.o(i.drv_timer_get_instance) + i.drv_timer_get_prescaler 0x000165d4 Section 0 drv_timer.o(i.drv_timer_get_prescaler) + i.drv_timer_handle_interrupt 0x000165e4 Section 0 drv_timer.o(i.drv_timer_handle_interrupt) + drv_timer_handle_interrupt 0x000165e5 Thumb Code 62 drv_timer.o(i.drv_timer_handle_interrupt) + i.drv_timer_register_callback 0x00016628 Section 0 drv_timer.o(i.drv_timer_register_callback) + i.drv_timer_set_compare_val 0x0001663c Section 0 drv_timer.o(i.drv_timer_set_compare_val) + i.drv_timer_set_int 0x0001664c Section 0 drv_timer.o(i.drv_timer_set_int) + i.drv_timer_set_prescaler 0x000166a0 Section 0 drv_timer.o(i.drv_timer_set_prescaler) + i.drv_timer_set_repeat 0x000166c8 Section 0 drv_timer.o(i.drv_timer_set_repeat) + i.drv_tx_phy_test_clear 0x000166d8 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + drv_tx_phy_test_clear 0x000166d9 Thumb Code 10 drv_dsi_tx.o(i.drv_tx_phy_test_clear) + i.drv_tx_phy_test_enter 0x000166e2 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + i.drv_tx_phy_test_exit 0x000166fe Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + i.drv_tx_phy_test_write_1_byte 0x0001671a Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + drv_tx_phy_test_write_1_byte 0x0001671b Thumb Code 18 drv_dsi_tx.o(i.drv_tx_phy_test_write_1_byte) + i.drv_tx_phy_test_write_2_byte 0x0001672c Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + drv_tx_phy_test_write_2_byte 0x0001672d Thumb Code 20 drv_dsi_tx.o(i.drv_tx_phy_test_write_2_byte) + i.drv_tx_phy_test_write_code 0x00016740 Section 0 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + drv_tx_phy_test_write_code 0x00016741 Thumb Code 16 drv_dsi_tx.o(i.drv_tx_phy_test_write_code) + i.drv_vidc_clear_irq 0x00016750 Section 0 drv_vidc.o(i.drv_vidc_clear_irq) + i.drv_vidc_enable 0x00016758 Section 0 drv_vidc.o(i.drv_vidc_enable) + i.drv_vidc_enable_irq 0x00016770 Section 0 drv_vidc.o(i.drv_vidc_enable_irq) + i.drv_vidc_get_irq_status 0x000167b0 Section 0 drv_vidc.o(i.drv_vidc_get_irq_status) + i.drv_vidc_init_module_enable 0x000167c4 Section 0 drv_vidc.o(i.drv_vidc_init_module_enable) + i.drv_vidc_register_callback 0x000167ec Section 0 drv_vidc.o(i.drv_vidc_register_callback) + i.drv_vidc_reset 0x000167f8 Section 0 drv_vidc.o(i.drv_vidc_reset) + i.drv_vidc_set_dst_parameter 0x000167fe Section 0 drv_vidc.o(i.drv_vidc_set_dst_parameter) + i.drv_vidc_set_irqen 0x0001683a Section 0 drv_vidc.o(i.drv_vidc_set_irqen) + i.drv_vidc_set_mirror 0x0001684e Section 0 drv_vidc.o(i.drv_vidc_set_mirror) + i.drv_vidc_set_p2r_hcoef0 0x0001685e Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + i.drv_vidc_set_p2r_hinitb 0x00016866 Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + i.drv_vidc_set_p2r_hinitr 0x0001688c Section 0 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + i.drv_vidc_set_pentile_swap 0x000168b4 Section 0 drv_vidc.o(i.drv_vidc_set_pentile_swap) + i.drv_vidc_set_pu_ctrl 0x000168cc Section 0 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + i.drv_vidc_set_rotation 0x000168d6 Section 0 drv_vidc.o(i.drv_vidc_set_rotation) + i.drv_vidc_set_scld_hcoef0 0x000168e6 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + i.drv_vidc_set_scld_hcoef1 0x000168f0 Section 0 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + i.drv_vidc_set_scld_step 0x000168fa Section 0 drv_vidc.o(i.drv_vidc_set_scld_step) + i.drv_vidc_set_scld_vcoef0 0x0001690c Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + i.drv_vidc_set_scld_vcoef1 0x00016916 Section 0 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + i.drv_vidc_set_src_parameter 0x00016920 Section 0 drv_vidc.o(i.drv_vidc_set_src_parameter) + i.drv_wdg_clear_counter 0x00016938 Section 0 drv_wdg.o(i.drv_wdg_clear_counter) + i.drv_wdg_clear_edge_flag 0x00016948 Section 0 drv_wdg.o(i.drv_wdg_clear_edge_flag) + drv_wdg_clear_edge_flag 0x00016949 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_edge_flag) + i.drv_wdg_read_edge_flag 0x00016958 Section 0 drv_wdg.o(i.drv_wdg_read_edge_flag) + drv_wdg_read_edge_flag 0x00016959 Thumb Code 10 drv_wdg.o(i.drv_wdg_read_edge_flag) + i.drv_wdg_set_int 0x00016968 Section 0 drv_wdg.o(i.drv_wdg_set_int) + i.fls_clr_interrupt_flag 0x000169a8 Section 0 drv_fls.o(i.fls_clr_interrupt_flag) + i.fputc 0x000169b2 Section 0 tau_log.o(i.fputc) + i.hal_dsi_rx_ctrl_create_handle 0x000169c8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + i.hal_dsi_rx_ctrl_deinit 0x000169fc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + i.hal_dsi_rx_ctrl_dsc_async_handler 0x00016a98 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + i.hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016b1c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + i.hal_dsi_rx_ctrl_get_max_ret_size 0x00016b44 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + i.hal_dsi_rx_ctrl_init 0x00016b6c Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + i.hal_dsi_rx_ctrl_init_clk 0x00016bcc Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + hal_dsi_rx_ctrl_init_clk 0x00016bcd Thumb Code 332 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_clk) + i.hal_dsi_rx_ctrl_init_dsi_rx 0x00016d70 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + hal_dsi_rx_ctrl_init_dsi_rx 0x00016d71 Thumb Code 184 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_dsi_rx) + i.hal_dsi_rx_ctrl_init_memc 0x00016e48 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + hal_dsi_rx_ctrl_init_memc 0x00016e49 Thumb Code 334 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_memc) + i.hal_dsi_rx_ctrl_init_rxbr 0x00016fa0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + hal_dsi_rx_ctrl_init_rxbr 0x00016fa1 Thumb Code 312 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_rxbr) + i.hal_dsi_rx_ctrl_init_vidc 0x000170e8 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + hal_dsi_rx_ctrl_init_vidc 0x000170e9 Thumb Code 544 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init_vidc) + i.hal_dsi_rx_ctrl_send_ack_cmd 0x00017314 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + i.hal_dsi_rx_ctrl_set_cus_sync_line 0x00017404 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + i.hal_dsi_rx_ctrl_set_ipi_cfg 0x00017438 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + hal_dsi_rx_ctrl_set_ipi_cfg 0x00017439 Thumb Code 50 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_ipi_cfg) + i.hal_dsi_rx_ctrl_set_rxbr_clk 0x00017470 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + hal_dsi_rx_ctrl_set_rxbr_clk 0x00017471 Thumb Code 114 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_rxbr_clk) + i.hal_dsi_rx_ctrl_set_sw_tear_mode 0x000174e4 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + i.hal_dsi_rx_ctrl_set_tear_mode_ex 0x00017518 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) + i.hal_dsi_rx_ctrl_start 0x00017528 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + i.hal_dsi_rx_ctrl_stop 0x00017564 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + i.hal_dsi_rx_ctrl_toggle_resolution 0x000175a0 Section 0 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + i.hal_dsi_tx_calc_video_chunks 0x000175c0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + hal_dsi_tx_calc_video_chunks 0x000175c1 Thumb Code 384 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_calc_video_chunks) + i.hal_dsi_tx_config_params_for_lane_rate 0x00017750 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + hal_dsi_tx_config_params_for_lane_rate 0x00017751 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_config_params_for_lane_rate) + i.hal_dsi_tx_count_lane_rate 0x00017784 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + hal_dsi_tx_count_lane_rate 0x00017785 Thumb Code 1022 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_count_lane_rate) + i.hal_dsi_tx_ctrl_create_handle 0x00017bd4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + i.hal_dsi_tx_ctrl_deinit 0x00017c00 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + i.hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017c84 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + i.hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017cd0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + i.hal_dsi_tx_ctrl_init 0x00017cf8 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + i.hal_dsi_tx_ctrl_init_clk 0x00017d9c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + hal_dsi_tx_ctrl_init_clk 0x00017d9d Thumb Code 36 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init_clk) + i.hal_dsi_tx_ctrl_panel_reset_pin 0x00017dc0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + i.hal_dsi_tx_ctrl_set_ccm 0x00017dcc Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + i.hal_dsi_tx_ctrl_set_overwrite_rgb 0x00017dec Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + i.hal_dsi_tx_ctrl_set_partial_disp 0x00017e00 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + i.hal_dsi_tx_ctrl_set_partial_disp_area 0x00017e10 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + i.hal_dsi_tx_ctrl_start 0x00017e34 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + i.hal_dsi_tx_ctrl_stop 0x00017ed0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + i.hal_dsi_tx_ctrl_write_array_cmd 0x00017f14 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + i.hal_dsi_tx_ctrl_write_cmd 0x00017fec Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + i.hal_dsi_tx_init_data_mode 0x0001809c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + hal_dsi_tx_init_data_mode 0x0001809d Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_data_mode) + i.hal_dsi_tx_init_dpi_cfg 0x000180e0 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + hal_dsi_tx_init_dpi_cfg 0x000180e1 Thumb Code 42 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_dpi_cfg) + i.hal_dsi_tx_init_interrupt 0x00018110 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + hal_dsi_tx_init_interrupt 0x00018111 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_interrupt) + i.hal_dsi_tx_init_phy_cfg 0x00018130 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + hal_dsi_tx_init_phy_cfg 0x00018131 Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_phy_cfg) + i.hal_dsi_tx_init_remains 0x00018150 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + hal_dsi_tx_init_remains 0x00018151 Thumb Code 142 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_remains) + i.hal_dsi_tx_init_video_mode 0x000181e4 Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + hal_dsi_tx_init_video_mode 0x000181e5 Thumb Code 82 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_init_video_mode) + i.hal_dsi_tx_send_cmd 0x0001823c Section 0 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + hal_dsi_tx_send_cmd 0x0001823d Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_send_cmd) + i.hal_gpio_ctrl_eint 0x00018280 Section 0 hal_gpio.o(i.hal_gpio_ctrl_eint) + i.hal_gpio_get_input_data 0x00018298 Section 0 hal_gpio.o(i.hal_gpio_get_input_data) + i.hal_gpio_init_eint 0x000182ac Section 0 hal_gpio.o(i.hal_gpio_init_eint) + i.hal_gpio_init_input 0x000182ec Section 0 hal_gpio.o(i.hal_gpio_init_input) + i.hal_gpio_init_output 0x0001830c Section 0 hal_gpio.o(i.hal_gpio_init_output) + i.hal_gpio_reg_eint_cb 0x00018334 Section 0 hal_gpio.o(i.hal_gpio_reg_eint_cb) + i.hal_gpio_set_ap_reset_int 0x0001834c Section 0 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + i.hal_gpio_set_mode 0x0001839c Section 0 hal_gpio.o(i.hal_gpio_set_mode) + i.hal_gpio_set_output_data 0x000183fc Section 0 hal_gpio.o(i.hal_gpio_set_output_data) + i.hal_gpio_set_pull_state 0x00018404 Section 0 hal_gpio.o(i.hal_gpio_set_pull_state) + i.hal_i2c_m_dma_init 0x00018424 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_init) + i.hal_i2c_m_dma_read 0x00018490 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_read) + i.hal_i2c_m_dma_write 0x000184b0 Section 0 hal_i2c_master.o(i.hal_i2c_m_dma_write) + i.hal_i2c_m_transfer_complate 0x000184cc Section 0 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + i.hal_i2c_master_irq_callback 0x000184d8 Section 0 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + hal_i2c_master_irq_callback 0x000184d9 Thumb Code 24 hal_i2c_master.o(i.hal_i2c_master_irq_callback) + i.hal_i2c_s_dma_user_callback 0x000184f8 Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + hal_i2c_s_dma_user_callback 0x000184f9 Thumb Code 12 hal_i2c_slave.o(i.hal_i2c_s_dma_user_callback) + i.hal_i2c_s_dma_write 0x00018508 Section 0 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + i.hal_i2c_s_init 0x00018554 Section 0 hal_i2c_slave.o(i.hal_i2c_s_init) + i.hal_i2c_s_nonblocking_read 0x0001861c Section 0 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + i.hal_i2c_s_set_transfer 0x00018630 Section 0 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + i.hal_i2c_slave_irq_callback 0x0001863c Section 0 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + hal_i2c_slave_irq_callback 0x0001863d Thumb Code 354 hal_i2c_slave.o(i.hal_i2c_slave_irq_callback) + i.hal_internal_init_memc 0x000187b0 Section 0 hal_internal_vsync.o(i.hal_internal_init_memc) + i.hal_internal_sync_get_fb_setting 0x000188ac Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + i.hal_internal_sync_get_hight_performan_mode 0x000188bc Section 0 hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) + i.hal_internal_sync_input_resolution_change 0x000188cc Section 0 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + i.hal_internal_update_dpi_param 0x00018af8 Section 0 hal_internal_vsync.o(i.hal_internal_update_dpi_param) + i.hal_internal_video_mode_auto_sync 0x00018b08 Section 0 hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) + i.hal_internal_vsync_deinit 0x00018c14 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + i.hal_internal_vsync_get_rx_state 0x00018c3c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + i.hal_internal_vsync_get_sync_line 0x00018c48 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + i.hal_internal_vsync_get_tear_mode 0x00018c60 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) + i.hal_internal_vsync_get_tx_state 0x00018c6c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + i.hal_internal_vsync_init_rx 0x00018c78 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + i.hal_internal_vsync_init_tx 0x00018d90 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + i.hal_internal_vsync_set_auto_hw_filter 0x00018e40 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + i.hal_internal_vsync_set_rx_state 0x00018f5c Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + i.hal_internal_vsync_set_sync_line 0x00018f70 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + i.hal_internal_vsync_set_tear_mode 0x00018f94 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + i.hal_internal_vsync_set_tx_state 0x00018fe4 Section 0 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + i.hal_lcdc_config_ccm 0x00019064 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + hal_lcdc_config_ccm 0x00019065 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_ccm) + i.hal_lcdc_config_remains 0x00019088 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + hal_lcdc_config_remains 0x00019089 Thumb Code 84 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_remains) + i.hal_lcdc_config_rgb_to_pentile 0x000190e0 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + hal_lcdc_config_rgb_to_pentile 0x000190e1 Thumb Code 14 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_rgb_to_pentile) + i.hal_lcdc_config_upscaler 0x000190f4 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + hal_lcdc_config_upscaler 0x000190f5 Thumb Code 348 hal_dsi_tx_ctrl.o(i.hal_lcdc_config_upscaler) + i.hal_lcdc_init_cfg 0x00019258 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + hal_lcdc_init_cfg 0x00019259 Thumb Code 60 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_cfg) + i.hal_lcdc_init_clk 0x00019298 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + hal_lcdc_init_clk 0x00019299 Thumb Code 422 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_clk) + i.hal_lcdc_init_interrupt 0x00019448 Section 0 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + hal_lcdc_init_interrupt 0x00019449 Thumb Code 58 hal_dsi_tx_ctrl.o(i.hal_lcdc_init_interrupt) + i.hal_spi_m_clear_rxfifo 0x00019488 Section 0 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + i.hal_swire_deinit 0x00019496 Section 0 hal_swire.o(i.hal_swire_deinit) + i.hal_swire_open 0x000194a8 Section 0 hal_swire.o(i.hal_swire_open) + i.hal_system_enable_systick 0x000194be Section 0 hal_system.o(i.hal_system_enable_systick) + i.hal_system_init 0x000194c8 Section 0 hal_system.o(i.hal_system_init) + i.hal_system_init_console 0x00019550 Section 0 hal_system.o(i.hal_system_init_console) + i.hal_system_set_phy_calibration 0x0001956c Section 0 hal_system.o(i.hal_system_set_phy_calibration) + i.hal_system_set_pvd 0x00019574 Section 0 hal_system.o(i.hal_system_set_pvd) + i.hal_system_set_vcc 0x0001957c Section 0 hal_system.o(i.hal_system_set_vcc) + i.hal_timer_deinit 0x00019584 Section 0 hal_timer.o(i.hal_timer_deinit) + i.hal_timer_init 0x000195b2 Section 0 hal_timer.o(i.hal_timer_init) + i.hal_timer_start 0x000195cc Section 0 hal_timer.o(i.hal_timer_start) + i.hal_timer_stop 0x00019614 Section 0 hal_timer.o(i.hal_timer_stop) + i.hal_uart_init 0x0001963c Section 0 hal_uart.o(i.hal_uart_init) + i.hal_uart_transmit_blocking 0x000196c8 Section 0 hal_uart.o(i.hal_uart_transmit_blocking) + i.handle_init 0x000196d8 Section 0 irq_redirect .o(i.handle_init) + i.init_mipi_tx 0x000197e8 Section 0 ap_demo.o(i.init_mipi_tx) + init_mipi_tx 0x000197e9 Thumb Code 104 ap_demo.o(i.init_mipi_tx) + i.init_panel 0x00019858 Section 0 ap_demo.o(i.init_panel) + init_panel 0x00019859 Thumb Code 146 ap_demo.o(i.init_panel) + i.main 0x00019914 Section 0 main.o(i.main) + i.open_mipi_rx 0x00019920 Section 0 ap_demo.o(i.open_mipi_rx) + open_mipi_rx 0x00019921 Thumb Code 112 ap_demo.o(i.open_mipi_rx) + i.pps_update_handle 0x000199a8 Section 0 ap_demo.o(i.pps_update_handle) + pps_update_handle 0x000199a9 Thumb Code 64 ap_demo.o(i.pps_update_handle) + i.rx_get_dcs_packet_data 0x00019a10 Section 0 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + rx_get_dcs_packet_data 0x00019a11 Thumb Code 654 hal_internal_vsync.o(i.rx_get_dcs_packet_data) + i.rx_partial_update 0x00019e04 Section 0 hal_internal_vsync.o(i.rx_partial_update) + rx_partial_update 0x00019e05 Thumb Code 358 hal_internal_vsync.o(i.rx_partial_update) + i.rx_receive_packet 0x00019f7c Section 0 hal_internal_vsync.o(i.rx_receive_packet) + rx_receive_packet 0x00019f7d Thumb Code 128 hal_internal_vsync.o(i.rx_receive_packet) + i.rx_receive_pps 0x0001a008 Section 0 hal_internal_vsync.o(i.rx_receive_pps) + rx_receive_pps 0x0001a009 Thumb Code 268 hal_internal_vsync.o(i.rx_receive_pps) + i.rxbr_irq0_callback 0x0001a188 Section 0 hal_internal_vsync.o(i.rxbr_irq0_callback) + rxbr_irq0_callback 0x0001a189 Thumb Code 158 hal_internal_vsync.o(i.rxbr_irq0_callback) + i.rxbr_irq1_callback 0x0001a22c Section 0 hal_internal_vsync.o(i.rxbr_irq1_callback) + rxbr_irq1_callback 0x0001a22d Thumb Code 316 hal_internal_vsync.o(i.rxbr_irq1_callback) + i.set_tear_on 0x0001a400 Section 0 ap_demo.o(i.set_tear_on) + set_tear_on 0x0001a401 Thumb Code 68 ap_demo.o(i.set_tear_on) + i.soft_gen_te 0x0001a490 Section 0 hal_internal_vsync.o(i.soft_gen_te) + soft_gen_te 0x0001a491 Thumb Code 166 hal_internal_vsync.o(i.soft_gen_te) + i.soft_gen_te_double_buffer 0x0001a554 Section 0 hal_internal_vsync.o(i.soft_gen_te_double_buffer) + soft_gen_te_double_buffer 0x0001a555 Thumb Code 166 hal_internal_vsync.o(i.soft_gen_te_double_buffer) + i.soft_timer3_cb 0x0001a614 Section 0 ap_demo.o(i.soft_timer3_cb) + soft_timer3_cb 0x0001a615 Thumb Code 58 ap_demo.o(i.soft_timer3_cb) + i.sqrt 0x0001a660 Section 0 sqrt.o(i.sqrt) + i.vidc_callback 0x0001a6a8 Section 0 hal_internal_vsync.o(i.vidc_callback) + vidc_callback 0x0001a6a9 Thumb Code 232 hal_internal_vsync.o(i.vidc_callback) + i.vpre_err_reset 0x0001a7b0 Section 0 hal_internal_vsync.o(i.vpre_err_reset) + vpre_err_reset 0x0001a7b1 Thumb Code 184 hal_internal_vsync.o(i.vpre_err_reset) + i.vsync_set_te_mode 0x0001a880 Section 0 hal_internal_vsync.o(i.vsync_set_te_mode) + vsync_set_te_mode 0x0001a881 Thumb Code 300 hal_internal_vsync.o(i.vsync_set_te_mode) + .constdata 0x0001aa4c Section 10087 ap_demo.o(.constdata) + g_cus_rx_dcs_execute_table 0x0001aa4c Data 120 ap_demo.o(.constdata) + .constdata 0x0001d1b4 Section 36 hal_dsi_tx_ctrl.o(.constdata) + .constdata 0x0001d1d8 Section 210 hal_gpio.o(.constdata) + s_gpio_map 0x0001d1d8 Data 120 hal_gpio.o(.constdata) + s_gpio_perf 0x0001d250 Data 90 hal_gpio.o(.constdata) + .constdata 0x0001d2ac Section 32 hal_i2c_slave.o(.constdata) + sg_i2c_s_config 0x0001d2ac Data 32 hal_i2c_slave.o(.constdata) + .constdata 0x0001d2cc Section 8174 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f2ba Section 1 app_tp_for_custom_s8.o(.constdata) + .constdata 0x0001f2bc Section 8 drv_param_init.o(.constdata) + .constdata 0x0001f2c4 Section 390 drv_phy_common.o(.constdata) + phy_para_mapping_h 0x0001f2c4 Data 184 drv_phy_common.o(.constdata) + phy_para_mapping_l 0x0001f37c Data 128 drv_phy_common.o(.constdata) + phy_data_high_map 0x0001f3fc Data 48 drv_phy_common.o(.constdata) + phy_data_lp_map 0x0001f42c Data 30 drv_phy_common.o(.constdata) + .conststring 0x0001f44c Section 72 hal_dsi_rx_ctrl.o(.conststring) + .conststring 0x0001f494 Section 67 hal_dsi_tx_ctrl.o(.conststring) + .conststring 0x0001f4d8 Section 308 hal_internal_vsync.o(.conststring) + .ARM.__AT_0x00070100 0x00070100 Section 192 irq_redirect .o(.ARM.__AT_0x00070100) + .data 0x000701d0 Section 40 ap_demo.o(.data) + g_calibration_flag 0x000701d0 Data 1 ap_demo.o(.data) + start_display_on 0x000701d1 Data 1 ap_demo.o(.data) + g_need_enter_sleep_mode 0x000701d2 Data 1 ap_demo.o(.data) + g_exit_sleep_mode 0x000701d3 Data 1 ap_demo.o(.data) + g_power_on_flag 0x000701d4 Data 1 ap_demo.o(.data) + g_en_adj_bl 0x000701d5 Data 1 ap_demo.o(.data) + panel_display_done 0x000701d6 Data 1 ap_demo.o(.data) + g_panel_display_cnt 0x000701d7 Data 1 ap_demo.o(.data) + flag_b1 0x000701da Data 1 ap_demo.o(.data) + flag_ca 0x000701db Data 1 ap_demo.o(.data) + flag_te 0x000701dc Data 1 ap_demo.o(.data) + cmd_0a_flag 0x000701de Data 1 ap_demo.o(.data) + g_rx_ctrl_handle 0x000701ec Data 4 ap_demo.o(.data) + g_tx_ctrl_handle 0x000701f0 Data 4 ap_demo.o(.data) + value_reg_df 0x000701f4 Data 4 ap_demo.o(.data) + .data 0x000701f8 Section 46 app_tp_transfer.o(.data) + s_spim_write 0x000701f8 Data 1 app_tp_transfer.o(.data) + s_screen_int_flag 0x000701f9 Data 1 app_tp_transfer.o(.data) + s_phone_reset_flag 0x000701fa Data 1 app_tp_transfer.o(.data) + s_screen_int_transfer_status 0x000701fb Data 1 app_tp_transfer.o(.data) + s_screen_const_transfer_count 0x000701fd Data 1 app_tp_transfer.o(.data) + screen_int_transfer_count 0x000701fe Data 1 app_tp_transfer.o(.data) + screen_int_transfer_buffer_ready 0x000701ff Data 1 app_tp_transfer.o(.data) + .data 0x00070228 Section 8 hal_dsi_rx_ctrl.o(.data) + g_hw_auto_filter 0x00070228 Data 1 hal_dsi_rx_ctrl.o(.data) + g_esc_clk 0x0007022c Data 4 hal_dsi_rx_ctrl.o(.data) + .data 0x00070230 Section 3 hal_dsi_tx_ctrl.o(.data) + g_tx_vcom_en 0x00070230 Data 1 hal_dsi_tx_ctrl.o(.data) + g_tx_vpg_en 0x00070231 Data 1 hal_dsi_tx_ctrl.o(.data) + g_tx_mode 0x00070232 Data 1 hal_dsi_tx_ctrl.o(.data) + .data 0x00070233 Section 1 hal_i2c_master.o(.data) + s_i2c_m_transfer_end 0x00070233 Data 1 hal_i2c_master.o(.data) + .data 0x00070234 Section 32 hal_i2c_slave.o(.data) + s_txbuffer_complate 0x00070234 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_dma_end 0x00070235 Data 1 hal_i2c_slave.o(.data) + s_i2c_s_receive_cnt 0x00070236 Data 1 hal_i2c_slave.o(.data) + sg_i2c_s_index 0x00070237 Data 1 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer 0x00070238 Data 4 hal_i2c_slave.o(.data) + s_hal_slave_rxbuffer_size 0x0007023c Data 4 hal_i2c_slave.o(.data) + hal_i2c_s_callback 0x00070240 Data 4 hal_i2c_slave.o(.data) + sg_tx_byte_num 0x00070244 Data 4 hal_i2c_slave.o(.data) + s_receive_count 0x00070248 Data 4 hal_i2c_slave.o(.data) + s_tx_buffer_t 0x0007024c Data 4 hal_i2c_slave.o(.data) + tx_sum 0x00070250 Data 4 hal_i2c_slave.o(.data) + .data 0x00070254 Section 268 app_tp_for_custom_s8.o(.data) + fingerprint_enable 0x0007025f Data 1 app_tp_for_custom_s8.o(.data) + app_tp_count 0x00070260 Data 1 app_tp_for_custom_s8.o(.data) + phone_85_flag 0x00070261 Data 1 app_tp_for_custom_s8.o(.data) + phone_F6_flag 0x00070262 Data 1 app_tp_for_custom_s8.o(.data) + phone_E4_flag 0x00070263 Data 1 app_tp_for_custom_s8.o(.data) + phone_72_flag 0x00070264 Data 1 app_tp_for_custom_s8.o(.data) + phone_75_flag 0x00070265 Data 1 app_tp_for_custom_s8.o(.data) + phone_92_flag 0x00070266 Data 1 app_tp_for_custom_s8.o(.data) + phone_74_flag 0x00070267 Data 1 app_tp_for_custom_s8.o(.data) + u16CoordY 0x0007026c Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX 0x0007026e Data 2 app_tp_for_custom_s8.o(.data) + u16CoordY_back 0x00070270 Data 2 app_tp_for_custom_s8.o(.data) + u16CoordX_back 0x00070272 Data 2 app_tp_for_custom_s8.o(.data) + enctryptCnt 0x00070274 Data 4 app_tp_for_custom_s8.o(.data) + .data 0x00070360 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070361 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070362 Section 1 app_tp_for_custom_s8.o(.data) + .data 0x00070363 Section 3 app_tp_for_custom_s8.o(.data) + .data 0x00070366 Section 5 app_tp_for_custom_s8.o(.data) + .data 0x0007036c Section 48 app_tp_for_custom_s8.o(.data) + .data 0x0007039c Section 18 norflash.o(.data) + tmprg 0x000703a4 Data 4 norflash.o(.data) + .data 0x000703b0 Section 12 drv_common.o(.data) + s_my_tick 0x000703b0 Data 4 drv_common.o(.data) + .data 0x000703bc Section 4 drv_gpio.o(.data) + g_ap_reset_cb 0x000703bc Data 4 drv_gpio.o(.data) + .data 0x000703c0 Section 8 drv_i2c_dma.o(.data) + i2c0_dma_callback 0x000703c0 Data 4 drv_i2c_dma.o(.data) + i2c1_dma_callback 0x000703c4 Data 4 drv_i2c_dma.o(.data) + .data 0x000703c8 Section 4 drv_i2c_master.o(.data) + i2c1_intr_callback 0x000703c8 Data 4 drv_i2c_master.o(.data) + .data 0x000703cc Section 4 drv_i2c_slave.o(.data) + i2c0_intr_callback 0x000703cc Data 4 drv_i2c_slave.o(.data) + .data 0x000703d0 Section 1188 drv_param_init.o(.data) + .data 0x00070874 Section 4 drv_spi_master.o(.data) + SPIM_intr_callback 0x00070874 Data 4 drv_spi_master.o(.data) + .data 0x00070878 Section 8 drv_swire.o(.data) + s_swire_cb 0x00070878 Data 8 drv_swire.o(.data) + .data 0x00070880 Section 1 drv_sys_cfg.o(.data) + sg_ap_rstn_trigger_type 0x00070880 Data 1 drv_sys_cfg.o(.data) + .data 0x00070884 Section 80 drv_timer.o(.data) + sg_timer_info 0x00070884 Data 80 drv_timer.o(.data) + .data 0x000708d4 Section 12 hal_internal_vsync.o(.data) + sg_cmd_mode_tx_start 0x000708d4 Data 1 hal_internal_vsync.o(.data) + sg_cur_te_info 0x000708d8 Data 4 hal_internal_vsync.o(.data) + .data 0x000708e0 Section 8 drv_rxbr.o(.data) + .data 0x000708e8 Section 4 drv_vidc.o(.data) + .data 0x000708ec Section 1 drv_phy_common.o(.data) + g_phy_calibration 0x000708ec Data 1 drv_phy_common.o(.data) + .data 0x000708f0 Section 12 drv_chip_info.o(.data) + sg_chip_info 0x000708f0 Data 4 drv_chip_info.o(.data) + sg_chip_function 0x000708f4 Data 4 drv_chip_info.o(.data) + sg_chip_encrypt 0x000708f8 Data 4 drv_chip_info.o(.data) + .data 0x000708fc Section 12 drv_pwm.o(.data) + s_pwm_type 0x000708fc Data 1 drv_pwm.o(.data) + s_pwm_cb 0x00070900 Data 8 drv_pwm.o(.data) + .data 0x00070908 Section 8 drv_uart.o(.data) + s_UartFcrReg 0x00070908 Data 4 drv_uart.o(.data) + uart_userData 0x0007090c Data 4 drv_uart.o(.data) + .data 0x00070910 Section 12 drv_wdg.o(.data) + sg_wdg_repeat 0x00070910 Data 1 drv_wdg.o(.data) + sg_wdg_cb 0x00070914 Data 8 drv_wdg.o(.data) + .data 0x0007091c Section 4 stdout.o(.data) + .data 0x00070920 Section 4 errno.o(.data) + _errno 0x00070920 Data 4 errno.o(.data) + .bss 0x00070924 Section 400 app_tp_transfer.o(.bss) + s_screen_read_buffer 0x00070924 Data 200 app_tp_transfer.o(.bss) + s_phone_read_buffer 0x000709ec Data 200 app_tp_transfer.o(.bss) + .bss 0x00070ab4 Section 196 hal_dsi_rx_ctrl.o(.bss) + g_rx_ctrl_handle 0x00070ab4 Data 196 hal_dsi_rx_ctrl.o(.bss) + .bss 0x00070b78 Section 76 hal_dsi_tx_ctrl.o(.bss) + g_tx_ctrl_handle 0x00070b78 Data 76 hal_dsi_tx_ctrl.o(.bss) + .bss 0x00070bc4 Section 256 tau_log.o(.bss) + .bss 0x00070cc4 Section 208 hal_uart.o(.bss) + .bss 0x00070d94 Section 28 drv_dma.o(.bss) + s_dma_handle 0x00070d94 Data 28 drv_dma.o(.bss) + .bss 0x00070db0 Section 64 drv_gpio.o(.bss) + s_gpio_cb 0x00070db0 Data 64 drv_gpio.o(.bss) + .bss 0x00070df0 Section 320 drv_i2c_dma.o(.bss) + i2c0_dma_slave_handle 0x00070df0 Data 160 drv_i2c_dma.o(.bss) + i2c1_dma_master_handle 0x00070e90 Data 160 drv_i2c_dma.o(.bss) + .bss 0x00070f30 Section 2436 hal_internal_vsync.o(.bss) + g_imm_buffer 0x00071794 Data 255 hal_internal_vsync.o(.bss) + sg_te_info 0x00071894 Data 12 hal_internal_vsync.o(.bss) + g_imm_packet 0x000718a0 Data 20 hal_internal_vsync.o(.bss) + .bss 0x000718b4 Section 4144 dcs_packet_fifo.o(.bss) + .bss 0x000728e4 Section 32 hal_spi_slave.o(.bss) + STACK 0x00072908 Section 4096 startup_armcm0.o(STACK) + + Global Symbols + + Symbol Name Value Ov Type Size Object(Section) + + BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OTIME$ROPI$IEEEJ$EBA8$MICROLIB$REQ8$PRES8$EABIv2 0x00000000 Number 0 anon$$obj.o ABSOLUTE + __ARM_use_no_argv 0x00000000 Number 0 main.o ABSOLUTE + _printf_a 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_c 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_charcount 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_d 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_e 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_f 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_flags 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_fp_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_g 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_i 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_int_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_l 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ll 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lld 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_lli 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llo 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llu 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_llx 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_dec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_hex 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_longlong_oct 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_ls 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_mbtowc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_n 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_o 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_p 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_percent 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_pre_padding 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_return_value 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_s 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_sizespec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_str 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_signed 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_truncate_unsigned 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_u 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wc 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_wctomb 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_widthprec 0x00000000 Number 0 stubs.o ABSOLUTE + _printf_x 0x00000000 Number 0 stubs.o ABSOLUTE + __cpp_initialize__aeabi_ - Undefined Weak Reference + __cxa_finalize - Undefined Weak Reference + _clock_init - Undefined Weak Reference + _microlib_exit - Undefined Weak Reference + __Vectors_Size 0x000000c0 Number 0 startup_armcm0.o ABSOLUTE + __Vectors 0x00010000 Data 4 startup_armcm0.o(RESET) + __Vectors_End 0x000100c0 Data 0 startup_armcm0.o(RESET) + __main 0x000100c1 Thumb Code 0 entry.o(.ARM.Collect$$$$00000000) + _main_stk 0x000100c1 Thumb Code 0 entry2.o(.ARM.Collect$$$$00000001) + _main_scatterload 0x000100c5 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + __main_after_scatterload 0x000100c9 Thumb Code 0 entry5.o(.ARM.Collect$$$$00000004) + _main_clock 0x000100c9 Thumb Code 0 entry7b.o(.ARM.Collect$$$$00000008) + _main_cpp_init 0x000100c9 Thumb Code 0 entry8b.o(.ARM.Collect$$$$0000000A) + _main_init 0x000100c9 Thumb Code 0 entry9a.o(.ARM.Collect$$$$0000000B) + __rt_final_cpp 0x000100d1 Thumb Code 0 entry10a.o(.ARM.Collect$$$$0000000D) + __rt_final_exit 0x000100d1 Thumb Code 0 entry11a.o(.ARM.Collect$$$$0000000F) + Reset_Handler 0x000100d5 Thumb Code 28 startup_armcm0.o(.text) + NMI_Handler 0x000100f1 Thumb Code 2 startup_armcm0.o(.text) + SVC_Handler 0x000100f5 Thumb Code 2 startup_armcm0.o(.text) + PendSV_Handler 0x000100f7 Thumb Code 2 startup_armcm0.o(.text) + OTP_IRQn_Handler 0x00010123 Thumb Code 2 startup_armcm0.o(.text) + PVD_IRQn_Handler 0x00010127 Thumb Code 2 startup_armcm0.o(.text) + __aeabi_uidiv 0x0001014d Thumb Code 0 uidiv.o(.text) + __aeabi_uidivmod 0x0001014d Thumb Code 44 uidiv.o(.text) + __aeabi_idiv 0x00010179 Thumb Code 0 idiv.o(.text) + __aeabi_idivmod 0x00010179 Thumb Code 40 idiv.o(.text) + __aeabi_memcpy 0x000101a1 Thumb Code 36 memcpya.o(.text) + __aeabi_memcpy4 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memcpy8 0x000101a1 Thumb Code 0 memcpya.o(.text) + __aeabi_memset 0x000101c5 Thumb Code 14 memseta.o(.text) + __aeabi_memset4 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memset8 0x000101c5 Thumb Code 0 memseta.o(.text) + __aeabi_memclr 0x000101d3 Thumb Code 4 memseta.o(.text) + __aeabi_memclr4 0x000101d3 Thumb Code 0 memseta.o(.text) + __aeabi_memclr8 0x000101d3 Thumb Code 0 memseta.o(.text) + _memset$wrapper 0x000101d7 Thumb Code 18 memseta.o(.text) + __aeabi_fadd 0x000101e9 Thumb Code 162 fadd.o(.text) + __aeabi_fsub 0x0001028b Thumb Code 8 fadd.o(.text) + __aeabi_frsub 0x00010293 Thumb Code 8 fadd.o(.text) + __aeabi_fmul 0x0001029b Thumb Code 122 fmul.o(.text) + __aeabi_fdiv 0x00010315 Thumb Code 124 fdiv.o(.text) + __ARM_scalbnf 0x00010391 Thumb Code 24 fscalb.o(.text) + scalbnf 0x00010391 Thumb Code 0 fscalb.o(.text) + __aeabi_dadd 0x000103a9 Thumb Code 328 dadd.o(.text) + __aeabi_dsub 0x000104f1 Thumb Code 12 dadd.o(.text) + __aeabi_drsub 0x000104fd Thumb Code 12 dadd.o(.text) + __aeabi_dmul 0x0001050d Thumb Code 202 dmul.o(.text) + __aeabi_ddiv 0x000105dd Thumb Code 234 ddiv.o(.text) + __aeabi_i2f 0x000106cd Thumb Code 22 fflti.o(.text) + __aeabi_ui2f 0x000106e3 Thumb Code 14 ffltui.o(.text) + __aeabi_ui2d 0x000106f1 Thumb Code 24 dfltui.o(.text) + __aeabi_f2iz 0x0001070d Thumb Code 50 ffixi.o(.text) + __aeabi_f2uiz 0x0001073f Thumb Code 40 ffixui.o(.text) + __aeabi_d2iz 0x00010769 Thumb Code 62 dfixi.o(.text) + __aeabi_d2uiz 0x000107b1 Thumb Code 50 dfixui.o(.text) + __aeabi_f2d 0x000107ed Thumb Code 40 f2d.o(.text) + __aeabi_cdcmpeq 0x00010815 Thumb Code 0 cdcmple.o(.text) + __aeabi_cdcmple 0x00010815 Thumb Code 38 cdcmple.o(.text) + __aeabi_cfrcmple 0x0001083d Thumb Code 20 cfrcmple.o(.text) + __aeabi_uldivmod 0x00010851 Thumb Code 96 uldiv.o(.text) + __aeabi_llsl 0x000108b1 Thumb Code 32 llshl.o(.text) + _ll_shift_l 0x000108b1 Thumb Code 0 llshl.o(.text) + __aeabi_llsr 0x000108d1 Thumb Code 34 llushr.o(.text) + _ll_ushift_r 0x000108d1 Thumb Code 0 llushr.o(.text) + __aeabi_lasr 0x000108f3 Thumb Code 38 llsshr.o(.text) + _ll_sshift_r 0x000108f3 Thumb Code 0 llsshr.o(.text) + __I$use$fp 0x00010919 Thumb Code 0 iusefp.o(.text) + _float_round 0x00010919 Thumb Code 16 fepilogue.o(.text) + _float_epilogue 0x00010929 Thumb Code 114 fepilogue.o(.text) + _double_round 0x0001099b Thumb Code 26 depilogue.o(.text) + _double_epilogue 0x000109b5 Thumb Code 164 depilogue.o(.text) + _dsqrt 0x00010a59 Thumb Code 162 dsqrt.o(.text) + __aeabi_d2ulz 0x00010afd Thumb Code 54 dfixul.o(.text) + __aeabi_cdrcmple 0x00010b3d Thumb Code 38 cdrcmple.o(.text) + __scatterload 0x00010b65 Thumb Code 28 init.o(.text) + __scatterload_rt2 0x00010b65 Thumb Code 0 init.o(.text) + __decompress 0x00010b89 Thumb Code 0 __dczerorl2.o(.text) + __decompress1 0x00010b89 Thumb Code 86 __dczerorl2.o(.text) + ADC_IRQn_Handler 0x00010be1 Thumb Code 18 irq_redirect .o(i.ADC_IRQn_Handler) + AP_NRESET_IRQn_Handler 0x00010bf9 Thumb Code 18 irq_redirect .o(i.AP_NRESET_IRQn_Handler) + DMA_IRQn_Handler 0x00010c11 Thumb Code 14 irq_redirect .o(i.DMA_IRQn_Handler) + EXTI_INT0_IRQn_Handler 0x00010c25 Thumb Code 22 irq_redirect .o(i.EXTI_INT0_IRQn_Handler) + EXTI_INT1_IRQn_Handler 0x00010c41 Thumb Code 22 irq_redirect .o(i.EXTI_INT1_IRQn_Handler) + EXTI_INT2_IRQn_Handler 0x00010c5d Thumb Code 22 irq_redirect .o(i.EXTI_INT2_IRQn_Handler) + EXTI_INT3_IRQn_Handler 0x00010c79 Thumb Code 22 irq_redirect .o(i.EXTI_INT3_IRQn_Handler) + EXTI_INT4_IRQn_Handler 0x00010c95 Thumb Code 22 irq_redirect .o(i.EXTI_INT4_IRQn_Handler) + EXTI_INT5_IRQn_Handler 0x00010cb1 Thumb Code 22 irq_redirect .o(i.EXTI_INT5_IRQn_Handler) + EXTI_INT6_IRQn_Handler 0x00010ccd Thumb Code 22 irq_redirect .o(i.EXTI_INT6_IRQn_Handler) + EXTI_INT7_IRQn_Handler 0x00010ce9 Thumb Code 22 irq_redirect .o(i.EXTI_INT7_IRQn_Handler) + EncryptCheckEx 0x00010d05 Thumb Code 32 app_tp_for_custom_s8.o(i.EncryptCheckEx) + FLSCTRL_IRQn_Handler 0x00010d29 Thumb Code 14 irq_redirect .o(i.FLSCTRL_IRQn_Handler) + Gpio_swire_output 0x00010d3d Thumb Code 78 ap_demo.o(i.Gpio_swire_output) + HardFault_Handler 0x00010d8d Thumb Code 14 irq_redirect .o(i.HardFault_Handler) + I2C0_IRQn_Handler 0x00010da1 Thumb Code 18 irq_redirect .o(i.I2C0_IRQn_Handler) + I2C1_IRQn_Handler 0x00010db9 Thumb Code 18 irq_redirect .o(i.I2C1_IRQn_Handler) + LCDC_IRQn_Handler 0x00010dd1 Thumb Code 18 irq_redirect .o(i.LCDC_IRQn_Handler) + LOG_printf 0x00010de9 Thumb Code 30 tau_log.o(i.LOG_printf) + MEMC_IRQn_Handler 0x00010e11 Thumb Code 18 irq_redirect .o(i.MEMC_IRQn_Handler) + MIPI_RX_IRQn_Handler 0x00010e29 Thumb Code 18 irq_redirect .o(i.MIPI_RX_IRQn_Handler) + MIPI_TX_IRQn_Handler 0x00010e41 Thumb Code 18 irq_redirect .o(i.MIPI_TX_IRQn_Handler) + PWMDET_IRQn_Handler 0x00010e59 Thumb Code 22 irq_redirect .o(i.PWMDET_IRQn_Handler) + S20_Start_init 0x00010e75 Thumb Code 282 app_tp_transfer.o(i.S20_Start_init) + SPIM_IRQn_Handler 0x00010fa9 Thumb Code 22 irq_redirect .o(i.SPIM_IRQn_Handler) + SPIS_IRQn_Handler 0x00010fc5 Thumb Code 22 irq_redirect .o(i.SPIS_IRQn_Handler) + SWIRE_IRQn_Handler 0x00010fe1 Thumb Code 22 irq_redirect .o(i.SWIRE_IRQn_Handler) + UART_DisableDma 0x00010ffd Thumb Code 2 drv_uart.o(i.UART_DisableDma) + __scatterload_null 0x00010fff Thumb Code 2 handlers.o(i.__scatterload_null) + s_RAM_CK 0x00011000 Data 20 drv_common.o(.ARM.__at_0x11000) + UART_GetInstance 0x00011015 Thumb Code 4 drv_uart.o(i.UART_GetInstance) + s_debug_state 0x00011018 Data 4 drv_common.o(.ARM.__at_0x11018) + SysTick_Handler 0x0001101d Thumb Code 18 irq_redirect .o(i.SysTick_Handler) + TIMER0_IRQn_Handler 0x00011035 Thumb Code 18 irq_redirect .o(i.TIMER0_IRQn_Handler) + TIMER1_IRQn_Handler 0x0001104d Thumb Code 18 irq_redirect .o(i.TIMER1_IRQn_Handler) + TIMER2_IRQn_Handler 0x00011065 Thumb Code 18 irq_redirect .o(i.TIMER2_IRQn_Handler) + TIMER3_IRQn_Handler 0x0001107d Thumb Code 18 irq_redirect .o(i.TIMER3_IRQn_Handler) + UART0_IRQ_Handle 0x00011095 Thumb Code 20 drv_uart.o(i.UART0_IRQ_Handle) + UART_IRQn_Handler 0x000110b1 Thumb Code 18 irq_redirect .o(i.UART_IRQn_Handler) + UART_ResetRxFIFO 0x000110c9 Thumb Code 32 drv_uart.o(i.UART_ResetRxFIFO) + UART_SetBaudRate 0x000110ed Thumb Code 72 drv_uart.o(i.UART_SetBaudRate) + UART_SwitchSCLK 0x00011135 Thumb Code 26 drv_uart.o(i.UART_SwitchSCLK) + UART_TransferHandleIRQ 0x0001114f Thumb Code 308 drv_uart.o(i.UART_TransferHandleIRQ) + UART_WriteBlocking 0x00011283 Thumb Code 26 drv_uart.o(i.UART_WriteBlocking) + UART_init 0x0001129d Thumb Code 182 drv_uart.o(i.UART_init) + VIDC_IRQn_Handler 0x00011359 Thumb Code 18 irq_redirect .o(i.VIDC_IRQn_Handler) + VPRE_IRQn_Handler 0x00011371 Thumb Code 18 irq_redirect .o(i.VPRE_IRQn_Handler) + WDG_IRQn_Handler 0x00011389 Thumb Code 18 irq_redirect .o(i.WDG_IRQn_Handler) + __0printf 0x000113a1 Thumb Code 24 printfa.o(i.__0printf) + __1printf 0x000113a1 Thumb Code 0 printfa.o(i.__0printf) + __2printf 0x000113a1 Thumb Code 0 printfa.o(i.__0printf) + __c89printf 0x000113a1 Thumb Code 0 printfa.o(i.__0printf) + printf 0x000113a1 Thumb Code 0 printfa.o(i.__0printf) + __0vsprintf 0x000113c1 Thumb Code 30 printfa.o(i.__0vsprintf) + __1vsprintf 0x000113c1 Thumb Code 0 printfa.o(i.__0vsprintf) + __2vsprintf 0x000113c1 Thumb Code 0 printfa.o(i.__0vsprintf) + __c89vsprintf 0x000113c1 Thumb Code 0 printfa.o(i.__0vsprintf) + vsprintf 0x000113c1 Thumb Code 0 printfa.o(i.__0vsprintf) + __ARM_clz 0x000113e5 Thumb Code 46 depilogue.o(i.__ARM_clz) + __ARM_common_switch8 0x00011413 Thumb Code 26 hal_dsi_rx_ctrl.o(i.__ARM_common_switch8) + __scatterload_copy 0x000114d9 Thumb Code 14 handlers.o(i.__scatterload_copy) + __scatterload_zeroinit 0x000114e7 Thumb Code 14 handlers.o(i.__scatterload_zeroinit) + __set_errno 0x000114f5 Thumb Code 6 errno.o(i.__set_errno) + ap_demo 0x0001225d Thumb Code 340 ap_demo.o(i.ap_demo) + ap_tp_calibration 0x000127a5 Thumb Code 170 app_tp_transfer.o(i.ap_tp_calibration) + app_ADC_IRQn_Handler 0x00012855 Thumb Code 22 drv_rxbr.o(i.app_ADC_IRQn_Handler) + app_AP_NRESET_IRQn_Handler 0x00012871 Thumb Code 32 drv_gpio.o(i.app_AP_NRESET_IRQn_Handler) + app_EXTI_INT0_IRQn_Handler 0x00012895 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT0_IRQn_Handler) + app_EXTI_INT1_IRQn_Handler 0x000128b1 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT1_IRQn_Handler) + app_EXTI_INT2_IRQn_Handler 0x000128cd Thumb Code 22 drv_gpio.o(i.app_EXTI_INT2_IRQn_Handler) + app_EXTI_INT3_IRQn_Handler 0x000128e9 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT3_IRQn_Handler) + app_EXTI_INT4_IRQn_Handler 0x00012905 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT4_IRQn_Handler) + app_EXTI_INT5_IRQn_Handler 0x00012921 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT5_IRQn_Handler) + app_EXTI_INT6_IRQn_Handler 0x0001293d Thumb Code 22 drv_gpio.o(i.app_EXTI_INT6_IRQn_Handler) + app_EXTI_INT7_IRQn_Handler 0x00012959 Thumb Code 22 drv_gpio.o(i.app_EXTI_INT7_IRQn_Handler) + app_HardFault_Handler 0x00012975 Thumb Code 12 drv_common.o(i.app_HardFault_Handler) + app_I2C0_IRQn_Handler 0x000129bd Thumb Code 14 drv_i2c_slave.o(i.app_I2C0_IRQn_Handler) + app_I2C1_IRQn_Handler 0x000129d5 Thumb Code 8 drv_i2c_master.o(i.app_I2C1_IRQn_Handler) + app_LCDC_IRQn_Handler 0x000129e5 Thumb Code 208 hal_internal_vsync.o(i.app_LCDC_IRQn_Handler) + app_MEMC_IRQn_Handler 0x00012b89 Thumb Code 132 drv_memc.o(i.app_MEMC_IRQn_Handler) + app_MIPI_RX_IRQn_Handler 0x00012c11 Thumb Code 232 drv_dsi_rx.o(i.app_MIPI_RX_IRQn_Handler) + app_MIPI_TX_IRQn_Handler 0x00012ea9 Thumb Code 56 drv_dsi_tx.o(i.app_MIPI_TX_IRQn_Handler) + app_PWMDET_IRQn_Handler 0x00012f49 Thumb Code 62 drv_pwm.o(i.app_PWMDET_IRQn_Handler) + app_SPIM_IRQn_Handler 0x00012f91 Thumb Code 34 drv_spi_master.o(i.app_SPIM_IRQn_Handler) + app_SPIS_IRQn_Handler 0x00012fc1 Thumb Code 500 hal_spi_slave.o(i.app_SPIS_IRQn_Handler) + app_SWIRE_IRQn_Handler 0x000131c1 Thumb Code 28 drv_swire.o(i.app_SWIRE_IRQn_Handler) + app_SysTick_Handler 0x000131e1 Thumb Code 20 drv_common.o(i.app_SysTick_Handler) + app_TIMER0_IRQn_Handler 0x000131f9 Thumb Code 10 drv_timer.o(i.app_TIMER0_IRQn_Handler) + app_TIMER1_IRQn_Handler 0x00013203 Thumb Code 10 drv_timer.o(i.app_TIMER1_IRQn_Handler) + app_TIMER2_IRQn_Handler 0x0001320d Thumb Code 10 drv_timer.o(i.app_TIMER2_IRQn_Handler) + app_TIMER3_IRQn_Handler 0x00013217 Thumb Code 10 drv_timer.o(i.app_TIMER3_IRQn_Handler) + app_UART_IRQn_Handler 0x00013221 Thumb Code 8 drv_uart.o(i.app_UART_IRQn_Handler) + app_VIDC_IRQn_Handler 0x00013229 Thumb Code 22 drv_vidc.o(i.app_VIDC_IRQn_Handler) + app_VPRE_IRQn_Handler 0x00013245 Thumb Code 22 drv_rxbr.o(i.app_VPRE_IRQn_Handler) + app_WDG_IRQn_Handler 0x00013261 Thumb Code 52 drv_wdg.o(i.app_WDG_IRQn_Handler) + app_dma_irq_handler 0x00013299 Thumb Code 10 drv_dma.o(i.app_dma_irq_handler) + app_fls_ctrl_Handler 0x000132a9 Thumb Code 38 norflash.o(i.app_fls_ctrl_Handler) + app_tp_I2C_init 0x000132d9 Thumb Code 26 app_tp_transfer.o(i.app_tp_I2C_init) + app_tp_calibration_exec 0x000132fd Thumb Code 36 ap_demo.o(i.app_tp_calibration_exec) + app_tp_init 0x0001338d Thumb Code 66 app_tp_transfer.o(i.app_tp_init) + app_tp_phone_analysis_data 0x00013409 Thumb Code 876 app_tp_for_custom_s8.o(i.app_tp_phone_analysis_data) + app_tp_phone_clear_reset_on 0x000137a9 Thumb Code 8 app_tp_transfer.o(i.app_tp_phone_clear_reset_on) + app_tp_s_read 0x000137b5 Thumb Code 8 app_tp_transfer.o(i.app_tp_s_read) + app_tp_s_write 0x000137bd Thumb Code 8 app_tp_transfer.o(i.app_tp_s_write) + app_tp_screen_analysis_int 0x000137c5 Thumb Code 960 app_tp_for_custom_s8.o(i.app_tp_screen_analysis_int) + app_tp_screen_init 0x00013b95 Thumb Code 42 app_tp_transfer.o(i.app_tp_screen_init) + app_tp_transfer_screen_int 0x00013c11 Thumb Code 228 app_tp_transfer.o(i.app_tp_transfer_screen_int) + app_tp_transfer_screen_start 0x00013d05 Thumb Code 14 app_tp_transfer.o(i.app_tp_transfer_screen_start) + board_Init 0x00013d19 Thumb Code 30 board.o(i.board_Init) + calc_framebuffer_setting 0x00013d3d Thumb Code 1258 hal_internal_vsync.o(i.calc_framebuffer_setting) + ceil 0x0001422d Thumb Code 180 ceil.o(i.ceil) + dcs_packet_fifo_alloc 0x000143b5 Thumb Code 80 dcs_packet_fifo.o(i.dcs_packet_fifo_alloc) + dcs_packet_fifo_init 0x0001440d Thumb Code 18 dcs_packet_fifo.o(i.dcs_packet_fifo_init) + dcs_packet_free_fifo_header 0x00014425 Thumb Code 60 dcs_packet_fifo.o(i.dcs_packet_free_fifo_header) + dcs_packet_get_fifo_header 0x00014469 Thumb Code 26 dcs_packet_fifo.o(i.dcs_packet_get_fifo_header) + delayMs 0x000144a9 Thumb Code 24 tau_delay.o(i.delayMs) + delayUs 0x000144c1 Thumb Code 34 tau_delay.o(i.delayUs) + drv_ap_rst_trig_edge_detect 0x000144e5 Thumb Code 46 drv_sys_cfg.o(i.drv_ap_rst_trig_edge_detect) + drv_chip_info_get_info 0x0001451d Thumb Code 6 drv_chip_info.o(i.drv_chip_info_get_info) + drv_chip_info_init 0x00014529 Thumb Code 56 drv_chip_info.o(i.drv_chip_info_init) + drv_chip_rx_info_check 0x00014569 Thumb Code 98 drv_chip_info.o(i.drv_chip_rx_info_check) + drv_chip_rx_init_done 0x00014619 Thumb Code 16 drv_chip_info.o(i.drv_chip_rx_init_done) + drv_common_enable_systick 0x0001462d Thumb Code 70 drv_common.o(i.drv_common_enable_systick) + drv_common_system_init 0x00014685 Thumb Code 8 drv_common.o(i.drv_common_system_init) + drv_crgu_config_reset_modules 0x0001468d Thumb Code 10 drv_crgu.o(i.drv_crgu_config_reset_modules) + drv_crgu_set_ahb_pre_div 0x0001469d Thumb Code 14 drv_crgu.o(i.drv_crgu_set_ahb_pre_div) + drv_crgu_set_ahb_src 0x000146b1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_ahb_src) + drv_crgu_set_clock 0x000146c5 Thumb Code 26 drv_crgu.o(i.drv_crgu_set_clock) + drv_crgu_set_dpi_mux_src 0x000146e5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_mux_src) + drv_crgu_set_dpi_pre_div 0x000146f9 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_dpi_pre_div) + drv_crgu_set_dpi_pre_src 0x00014711 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dpi_pre_src) + drv_crgu_set_dsc_core_div 0x00014725 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsc_core_div) + drv_crgu_set_dsco_src 0x00014739 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src) + drv_crgu_set_dsco_src_div 0x0001474d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_dsco_src_div) + drv_crgu_set_fb_div 0x00014761 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_div) + drv_crgu_set_fb_src 0x00014775 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_fb_src) + drv_crgu_set_lcdc_div 0x00014789 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_div) + drv_crgu_set_lcdc_src 0x0001479d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_lcdc_src) + drv_crgu_set_mipi_cfg_src 0x000147b1 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_mipi_cfg_src) + drv_crgu_set_mipi_ref_src 0x000147c5 Thumb Code 18 drv_crgu.o(i.drv_crgu_set_mipi_ref_src) + drv_crgu_set_reset 0x000147dd Thumb Code 20 drv_crgu.o(i.drv_crgu_set_reset) + drv_crgu_set_rxbr_div 0x000147f5 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_div) + drv_crgu_set_rxbr_src 0x00014809 Thumb Code 16 drv_crgu.o(i.drv_crgu_set_rxbr_src) + drv_crgu_set_vidc_src 0x0001481d Thumb Code 16 drv_crgu.o(i.drv_crgu_set_vidc_src) + drv_dma_clear_flag 0x00014831 Thumb Code 24 drv_dma.o(i.drv_dma_clear_flag) + drv_dma_create_handle 0x00014849 Thumb Code 22 drv_dma.o(i.drv_dma_create_handle) + drv_dma_disenable_channel 0x00014865 Thumb Code 16 drv_dma.o(i.drv_dma_disenable_channel) + drv_dma_enable_channel 0x00014875 Thumb Code 16 drv_dma.o(i.drv_dma_enable_channel) + drv_dma_enable_channel_interrupts 0x00014885 Thumb Code 32 drv_dma.o(i.drv_dma_enable_channel_interrupts) + drv_dma_get_channel_flag 0x000148a9 Thumb Code 12 drv_dma.o(i.drv_dma_get_channel_flag) + drv_dma_irq_handler 0x000148b5 Thumb Code 138 drv_dma.o(i.drv_dma_irq_handler) + drv_dma_prepar_transfer 0x00014945 Thumb Code 18 drv_dma.o(i.drv_dma_prepar_transfer) + drv_dma_set_burst 0x00014957 Thumb Code 26 drv_dma.o(i.drv_dma_set_burst) + drv_dma_set_callback 0x00014971 Thumb Code 6 drv_dma.o(i.drv_dma_set_callback) + drv_dma_set_transfer 0x00014979 Thumb Code 62 drv_dma.o(i.drv_dma_set_transfer) + drv_dsc_dec_convert_pps_rc_parameter 0x000149bd Thumb Code 54 drv_dsc_dec.o(i.drv_dsc_dec_convert_pps_rc_parameter) + drv_dsc_dec_disable 0x000149f3 Thumb Code 12 drv_dsc_dec.o(i.drv_dsc_dec_disable) + drv_dsc_dec_enable 0x00014a01 Thumb Code 88 drv_dsc_dec.o(i.drv_dsc_dec_enable) + drv_dsc_dec_get_nslc 0x00014a75 Thumb Code 10 drv_dsc_dec.o(i.drv_dsc_dec_get_nslc) + drv_dsc_dec_set_u8_pps 0x00014a7f Thumb Code 40 drv_dsc_dec.o(i.drv_dsc_dec_set_u8_pps) + drv_dsi_rx_calc_ipi_tx_delay 0x00014aa9 Thumb Code 244 drv_dsi_rx.o(i.drv_dsi_rx_calc_ipi_tx_delay) + drv_dsi_rx_enable_irq 0x00014bad Thumb Code 58 drv_dsi_rx.o(i.drv_dsi_rx_enable_irq) + drv_dsi_rx_get_compression_en 0x00014c59 Thumb Code 8 drv_dsi_rx.o(i.drv_dsi_rx_get_compression_en) + drv_dsi_rx_get_max_ret_size 0x00014c61 Thumb Code 6 drv_dsi_rx.o(i.drv_dsi_rx_get_max_ret_size) + drv_dsi_rx_power_up 0x00014c67 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_power_up) + drv_dsi_rx_set_ctrl_cfg 0x00014c75 Thumb Code 32 drv_dsi_rx.o(i.drv_dsi_rx_set_ctrl_cfg) + drv_dsi_rx_set_ddi_cfg 0x00014c95 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ddi_cfg) + drv_dsi_rx_set_inten 0x00014ca5 Thumb Code 4 drv_dsi_rx.o(i.drv_dsi_rx_set_inten) + drv_dsi_rx_set_ipi_cfg 0x00014ca9 Thumb Code 16 drv_dsi_rx.o(i.drv_dsi_rx_set_ipi_cfg) + drv_dsi_rx_set_lane_swap 0x00014cb9 Thumb Code 70 drv_dsi_rx.o(i.drv_dsi_rx_set_lane_swap) + drv_dsi_rx_set_resp_cnt 0x00014cff Thumb Code 38 drv_dsi_rx.o(i.drv_dsi_rx_set_resp_cnt) + drv_dsi_rx_set_up_phy 0x00014d25 Thumb Code 256 drv_dsi_rx.o(i.drv_dsi_rx_set_up_phy) + drv_dsi_rx_shut_down 0x00014e29 Thumb Code 14 drv_dsi_rx.o(i.drv_dsi_rx_shut_down) + drv_dsi_tx_command_header 0x00014e37 Thumb Code 20 drv_dsi_tx.o(i.drv_dsi_tx_command_header) + drv_dsi_tx_command_mode_cfg 0x00014e4b Thumb Code 108 drv_dsi_tx.o(i.drv_dsi_tx_command_mode_cfg) + drv_dsi_tx_command_put_payload 0x00014eb7 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_command_put_payload) + drv_dsi_tx_config_eotp 0x00014ebb Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_config_eotp) + drv_dsi_tx_config_int 0x00014ed3 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_config_int) + drv_dsi_tx_dpi_lpcmd_time 0x00014edb Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_dpi_lpcmd_time) + drv_dsi_tx_dpi_mode 0x00014ee3 Thumb Code 10 drv_dsi_tx.o(i.drv_dsi_tx_dpi_mode) + drv_dsi_tx_dpi_polarity 0x00014eed Thumb Code 36 drv_dsi_tx.o(i.drv_dsi_tx_dpi_polarity) + drv_dsi_tx_edpi_cmd_size 0x00014f11 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_edpi_cmd_size) + drv_dsi_tx_get_cmd_status 0x00014f15 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_get_cmd_status) + drv_dsi_tx_mode 0x00014f19 Thumb Code 4 drv_dsi_tx.o(i.drv_dsi_tx_mode) + drv_dsi_tx_phy_clock_lane_auto_lp 0x00014f1d Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_auto_lp) + drv_dsi_tx_phy_clock_lane_req_hs 0x00014f35 Thumb Code 26 drv_dsi_tx.o(i.drv_dsi_tx_phy_clock_lane_req_hs) + drv_dsi_tx_phy_lane_mode 0x00014f4f Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_phy_lane_mode) + drv_dsi_tx_phy_status_ready 0x00014f5b Thumb Code 100 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_ready) + drv_dsi_tx_phy_status_stopstate 0x00014fbf Thumb Code 62 drv_dsi_tx.o(i.drv_dsi_tx_phy_status_stopstate) + drv_dsi_tx_phy_test_setup 0x00014ffd Thumb Code 308 drv_dsi_tx.o(i.drv_dsi_tx_phy_test_setup) + drv_dsi_tx_phy_time_cfg 0x00015131 Thumb Code 30 drv_dsi_tx.o(i.drv_dsi_tx_phy_time_cfg) + drv_dsi_tx_powerup 0x0001514f Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_powerup) + drv_dsi_tx_response_mode 0x00015157 Thumb Code 28 drv_dsi_tx.o(i.drv_dsi_tx_response_mode) + drv_dsi_tx_set_bta_ack 0x00015173 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_set_bta_ack) + drv_dsi_tx_set_esc_div 0x0001518b Thumb Code 12 drv_dsi_tx.o(i.drv_dsi_tx_set_esc_div) + drv_dsi_tx_set_int 0x00015199 Thumb Code 58 drv_dsi_tx.o(i.drv_dsi_tx_set_int) + drv_dsi_tx_set_time_out_div 0x000151d9 Thumb Code 16 drv_dsi_tx.o(i.drv_dsi_tx_set_time_out_div) + drv_dsi_tx_set_video_chunk 0x000151e9 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_set_video_chunk) + drv_dsi_tx_set_video_timing 0x000151f1 Thumb Code 34 drv_dsi_tx.o(i.drv_dsi_tx_set_video_timing) + drv_dsi_tx_shutdown 0x00015213 Thumb Code 8 drv_dsi_tx.o(i.drv_dsi_tx_shutdown) + drv_dsi_tx_timeout_cfg 0x0001521b Thumb Code 38 drv_dsi_tx.o(i.drv_dsi_tx_timeout_cfg) + drv_dsi_tx_video_mode_cfg 0x00015241 Thumb Code 170 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_cfg) + drv_dsi_tx_video_mode_disable_hact_cmd 0x000152eb Thumb Code 22 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_disable_hact_cmd) + drv_dsi_tx_video_mode_set_lp_cmd 0x00015301 Thumb Code 24 drv_dsi_tx.o(i.drv_dsi_tx_video_mode_set_lp_cmd) + drv_efuse_enter_inactive 0x00015319 Thumb Code 46 drv_efuse.o(i.drv_efuse_enter_inactive) + drv_efuse_int_enable 0x00015347 Thumb Code 12 drv_efuse.o(i.drv_efuse_int_enable) + drv_efuse_read 0x00015353 Thumb Code 50 drv_efuse.o(i.drv_efuse_read) + drv_efuse_read_req 0x00015385 Thumb Code 24 drv_efuse.o(i.drv_efuse_read_req) + drv_gpio_get_input_data 0x0001539d Thumb Code 20 drv_gpio.o(i.drv_gpio_get_input_data) + drv_gpio_register_ap_reset_callback 0x000153b5 Thumb Code 6 drv_gpio.o(i.drv_gpio_register_ap_reset_callback) + drv_gpio_register_callback 0x000153c1 Thumb Code 14 drv_gpio.o(i.drv_gpio_register_callback) + drv_gpio_set_int 0x000153d5 Thumb Code 74 drv_gpio.o(i.drv_gpio_set_int) + drv_gpio_set_ioe 0x00015425 Thumb Code 26 drv_gpio.o(i.drv_gpio_set_ioe) + drv_gpio_set_mode0 0x00015445 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode0) + drv_gpio_set_mode1 0x00015455 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode1) + drv_gpio_set_mode2 0x00015465 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode2) + drv_gpio_set_mode3 0x00015475 Thumb Code 12 drv_gpio.o(i.drv_gpio_set_mode3) + drv_gpio_set_pull_state 0x000154a5 Thumb Code 298 drv_gpio.o(i.drv_gpio_set_pull_state) + drv_i2c0_set_callback 0x000155d5 Thumb Code 6 drv_i2c_slave.o(i.drv_i2c0_set_callback) + drv_i2c1_set_callback 0x000155e1 Thumb Code 6 drv_i2c_master.o(i.drv_i2c1_set_callback) + drv_i2c_dma_init 0x00015621 Thumb Code 146 drv_i2c_dma.o(i.drv_i2c_dma_init) + drv_i2c_enable_rx_dma 0x000156cd Thumb Code 26 drv_i2c_dma.o(i.drv_i2c_enable_rx_dma) + drv_i2c_enable_tx_dma 0x000156e7 Thumb Code 24 drv_i2c_dma.o(i.drv_i2c_enable_tx_dma) + drv_i2c_m_clear_it_pending_bit 0x00015701 Thumb Code 86 drv_i2c_master.o(i.drv_i2c_m_clear_it_pending_bit) + drv_i2c_m_enable 0x00015761 Thumb Code 10 drv_i2c_master.o(i.drv_i2c_m_enable) + drv_i2c_m_enable_intr 0x00015771 Thumb Code 42 drv_i2c_master.o(i.drv_i2c_m_enable_intr) + drv_i2c_master_init 0x000157a9 Thumb Code 118 drv_i2c_master.o(i.drv_i2c_master_init) + drv_i2c_master_read_dma 0x00015835 Thumb Code 82 drv_i2c_dma.o(i.drv_i2c_master_read_dma) + drv_i2c_master_write_dma 0x00015891 Thumb Code 50 drv_i2c_dma.o(i.drv_i2c_master_write_dma) + drv_i2c_s_clear_it_pending_bit 0x0001590b Thumb Code 66 drv_i2c_slave.o(i.drv_i2c_s_clear_it_pending_bit) + drv_i2c_s_config_intr 0x0001594d Thumb Code 4 drv_i2c_slave.o(i.drv_i2c_s_config_intr) + drv_i2c_s_enable 0x00015951 Thumb Code 8 drv_i2c_slave.o(i.drv_i2c_s_enable) + drv_i2c_s_get_fifo_status 0x00015959 Thumb Code 20 drv_i2c_slave.o(i.drv_i2c_s_get_fifo_status) + drv_i2c_s_set_intr 0x0001596d Thumb Code 74 drv_i2c_slave.o(i.drv_i2c_s_set_intr) + drv_i2c_s_write_data 0x000159bd Thumb Code 28 drv_i2c_slave.o(i.drv_i2c_s_write_data) + drv_i2c_set_dma_irq_callback 0x000159d9 Thumb Code 68 drv_i2c_dma.o(i.drv_i2c_set_dma_irq_callback) + drv_i2c_slave_init 0x00015a31 Thumb Code 50 drv_i2c_slave.o(i.drv_i2c_slave_init) + drv_i2c_slave_write_dma 0x00015a65 Thumb Code 20 drv_i2c_dma.o(i.drv_i2c_slave_write_dma) + drv_lcdc_config_bypass 0x00015a7d Thumb Code 24 drv_lcdc.o(i.drv_lcdc_config_bypass) + drv_lcdc_config_ccm 0x00015a95 Thumb Code 48 drv_lcdc.o(i.drv_lcdc_config_ccm) + drv_lcdc_config_disp_mode 0x00015ac5 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_disp_mode) + drv_lcdc_config_dpi_polarity 0x00015adb Thumb Code 36 drv_lcdc.o(i.drv_lcdc_config_dpi_polarity) + drv_lcdc_config_dpi_timing 0x00015aff Thumb Code 38 drv_lcdc.o(i.drv_lcdc_config_dpi_timing) + drv_lcdc_config_edpi_mode 0x00015b25 Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_edpi_mode) + drv_lcdc_config_endianness 0x00015b3b Thumb Code 22 drv_lcdc.o(i.drv_lcdc_config_endianness) + drv_lcdc_config_input_size 0x00015b51 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_input_size) + drv_lcdc_config_int 0x00015b5d Thumb Code 30 drv_lcdc.o(i.drv_lcdc_config_int) + drv_lcdc_config_int_single 0x00015b7b Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_int_single) + drv_lcdc_config_overwrite 0x00015b9d Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_overwrite) + drv_lcdc_config_overwrite_rgb 0x00015bbf Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_overwrite_rgb) + drv_lcdc_config_partial_display_area 0x00015bcb Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_partial_display_area) + drv_lcdc_config_partial_display_enable 0x00015be5 Thumb Code 34 drv_lcdc.o(i.drv_lcdc_config_partial_display_enable) + drv_lcdc_config_scale_up_coef 0x00015c07 Thumb Code 26 drv_lcdc.o(i.drv_lcdc_config_scale_up_coef) + drv_lcdc_config_scale_up_step 0x00015c21 Thumb Code 12 drv_lcdc.o(i.drv_lcdc_config_scale_up_step) + drv_lcdc_config_src_parameter 0x00015c2d Thumb Code 76 drv_lcdc.o(i.drv_lcdc_config_src_parameter) + drv_lcdc_config_thresh 0x00015c79 Thumb Code 6 drv_lcdc.o(i.drv_lcdc_config_thresh) + drv_lcdc_ctrl_flow 0x00015c7f Thumb Code 18 drv_lcdc.o(i.drv_lcdc_ctrl_flow) + drv_lcdc_enable_shadow_reg 0x00015c91 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_enable_shadow_reg) + drv_lcdc_set_int 0x00015cb1 Thumb Code 58 drv_lcdc.o(i.drv_lcdc_set_int) + drv_lcdc_set_video_hw_mode 0x00015cf1 Thumb Code 20 drv_lcdc.o(i.drv_lcdc_set_video_hw_mode) + drv_lcdc_start 0x00015d05 Thumb Code 32 drv_lcdc.o(i.drv_lcdc_start) + drv_memc_clear_status 0x00015d25 Thumb Code 12 drv_memc.o(i.drv_memc_clear_status) + drv_memc_enable_irq 0x00015d31 Thumb Code 58 drv_memc.o(i.drv_memc_enable_irq) + drv_memc_gen_a_tear_signal 0x00015d71 Thumb Code 12 drv_memc.o(i.drv_memc_gen_a_tear_signal) + drv_memc_get_status 0x00015d7d Thumb Code 18 drv_memc.o(i.drv_memc_get_status) + drv_memc_rate_transfer_sel 0x00015d8f Thumb Code 16 drv_memc.o(i.drv_memc_rate_transfer_sel) + drv_memc_sel_vsync 0x00015d9f Thumb Code 14 drv_memc.o(i.drv_memc_sel_vsync) + drv_memc_set_active_height 0x00015dad Thumb Code 14 drv_memc.o(i.drv_memc_set_active_height) + drv_memc_set_data_mode 0x00015dc1 Thumb Code 12 drv_memc.o(i.drv_memc_set_data_mode) + drv_memc_set_double_buffer 0x00015dcd Thumb Code 16 drv_memc.o(i.drv_memc_set_double_buffer) + drv_memc_set_double_buffer_reverse 0x00015ddd Thumb Code 18 drv_memc.o(i.drv_memc_set_double_buffer_reverse) + drv_memc_set_fs_en_conditions 0x00015def Thumb Code 16 drv_memc.o(i.drv_memc_set_fs_en_conditions) + drv_memc_set_inten 0x00015dff Thumb Code 20 drv_memc.o(i.drv_memc_set_inten) + drv_memc_set_lcdc_st_conditions 0x00015e15 Thumb Code 18 drv_memc.o(i.drv_memc_set_lcdc_st_conditions) + drv_memc_set_ltpo_mode 0x00015e2d Thumb Code 26 drv_memc.o(i.drv_memc_set_ltpo_mode) + drv_memc_set_tear_mode 0x00015e47 Thumb Code 14 drv_memc.o(i.drv_memc_set_tear_mode) + drv_memc_set_tear_waveform 0x00015e55 Thumb Code 34 drv_memc.o(i.drv_memc_set_tear_waveform) + drv_memc_set_vidc_sync_cnt 0x00015e7d Thumb Code 14 drv_memc.o(i.drv_memc_set_vidc_sync_cnt) + drv_param_init_get_ccm 0x00015e8d Thumb Code 4 drv_param_init.o(i.drv_param_init_get_ccm) + drv_param_init_get_scld_filter_h 0x00015e95 Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_h) + drv_param_init_get_scld_filter_v 0x00015ea9 Thumb Code 12 drv_param_init.o(i.drv_param_init_get_scld_filter_v) + drv_param_init_get_sclu_filter 0x00015ebd Thumb Code 4 drv_param_init.o(i.drv_param_init_get_sclu_filter) + drv_param_init_set_ccm 0x00015ec5 Thumb Code 14 drv_param_init.o(i.drv_param_init_set_ccm) + drv_param_p2r_filter_init 0x00015ed9 Thumb Code 30 drv_param_init.o(i.drv_param_p2r_filter_init) + drv_phy_enable_calibration 0x00015efd Thumb Code 12 drv_phy_common.o(i.drv_phy_enable_calibration) + drv_phy_get_calibration 0x00015f0d Thumb Code 50 drv_phy_common.o(i.drv_phy_get_calibration) + drv_phy_get_pll_para 0x00015f49 Thumb Code 88 drv_phy_common.o(i.drv_phy_get_pll_para) + drv_phy_get_rate_para 0x00015fa9 Thumb Code 76 drv_phy_common.o(i.drv_phy_get_rate_para) + drv_phy_test_clear 0x00015ffd Thumb Code 16 drv_phy_common.o(i.drv_phy_test_clear) + drv_phy_test_lock 0x0001600d Thumb Code 24 drv_phy_common.o(i.drv_phy_test_lock) + drv_phy_test_write_1_byte 0x00016025 Thumb Code 32 drv_phy_common.o(i.drv_phy_test_write_1_byte) + drv_phy_test_write_2_byte 0x00016045 Thumb Code 38 drv_phy_common.o(i.drv_phy_test_write_2_byte) + drv_phy_test_write_code 0x0001606b Thumb Code 30 drv_phy_common.o(i.drv_phy_test_write_code) + drv_pwr_set_cp_mode 0x000160a9 Thumb Code 26 drv_pwr.o(i.drv_pwr_set_cp_mode) + drv_pwr_set_pvd_mode 0x000160c9 Thumb Code 18 drv_pwr.o(i.drv_pwr_set_pvd_mode) + drv_pwr_set_system_clk_src 0x000160e1 Thumb Code 44 drv_pwr.o(i.drv_pwr_set_system_clk_src) + drv_rxbr_clear_pkt_buffer 0x0001615f Thumb Code 10 drv_rxbr.o(i.drv_rxbr_clear_pkt_buffer) + drv_rxbr_clear_status0 0x00016169 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_clear_status0) + drv_rxbr_enable_irq 0x0001616d Thumb Code 90 drv_rxbr.o(i.drv_rxbr_enable_irq) + drv_rxbr_frame_drop_cfg 0x000161c9 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_frame_drop_cfg) + drv_rxbr_get_clk 0x000161dd Thumb Code 66 drv_rxbr.o(i.drv_rxbr_get_clk) + drv_rxbr_get_col_addr 0x00016241 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_col_addr) + drv_rxbr_get_page_addr 0x00016257 Thumb Code 4 drv_rxbr.o(i.drv_rxbr_get_page_addr) + drv_rxbr_hline_rcv0_cfg 0x0001626d Thumb Code 12 drv_rxbr.o(i.drv_rxbr_hline_rcv0_cfg) + drv_rxbr_hline_rcv_cfg 0x00016279 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_hline_rcv_cfg) + drv_rxbr_register_irq0_callback 0x00016281 Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq0_callback) + drv_rxbr_register_irq1_callback 0x0001628d Thumb Code 6 drv_rxbr.o(i.drv_rxbr_register_irq1_callback) + drv_rxbr_set_ack_pkt_header 0x00016299 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_ack_pkt_header) + drv_rxbr_set_cmd_filter 0x000162ad Thumb Code 204 drv_rxbr.o(i.drv_rxbr_set_cmd_filter) + drv_rxbr_set_color_format 0x00016379 Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_color_format) + drv_rxbr_set_inten 0x0001638d Thumb Code 20 drv_rxbr.o(i.drv_rxbr_set_inten) + drv_rxbr_set_ltpo_drop_th 0x000163a1 Thumb Code 16 drv_rxbr.o(i.drv_rxbr_set_ltpo_drop_th) + drv_rxbr_set_usr_cfg 0x000163b1 Thumb Code 38 drv_rxbr.o(i.drv_rxbr_set_usr_cfg) + drv_rxbr_set_usr_col 0x000163d7 Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_col) + drv_rxbr_set_usr_row 0x000163df Thumb Code 8 drv_rxbr.o(i.drv_rxbr_set_usr_row) + drv_spi_m_read_data 0x000163e9 Thumb Code 28 drv_spi_master.o(i.drv_spi_m_read_data) + drv_swire_enable 0x00016409 Thumb Code 24 drv_swire.o(i.drv_swire_enable) + drv_swire_set_int 0x00016425 Thumb Code 76 drv_swire.o(i.drv_swire_set_int) + drv_swire_set_power_down 0x00016479 Thumb Code 24 drv_swire.o(i.drv_swire_set_power_down) + drv_sys_cfg_clear_all_int 0x00016495 Thumb Code 8 drv_sys_cfg.o(i.drv_sys_cfg_clear_all_int) + drv_sys_cfg_clear_pending 0x000164a1 Thumb Code 32 drv_sys_cfg.o(i.drv_sys_cfg_clear_pending) + drv_sys_cfg_sel_ap_rst_lvl_trig 0x000164c9 Thumb Code 18 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_lvl_trig) + drv_sys_cfg_sel_ap_rst_trig 0x000164e1 Thumb Code 22 drv_sys_cfg.o(i.drv_sys_cfg_sel_ap_rst_trig) + drv_sys_cfg_sel_gpio_group 0x000164fd Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_gpio_group) + drv_sys_cfg_sel_int_trig 0x00016521 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_sel_int_trig) + drv_sys_cfg_set_dma_rx_req 0x00016545 Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_rx_req) + drv_sys_cfg_set_dma_tx_req 0x00016555 Thumb Code 10 drv_sys_cfg.o(i.drv_sys_cfg_set_dma_tx_req) + drv_sys_cfg_set_int 0x00016565 Thumb Code 30 drv_sys_cfg.o(i.drv_sys_cfg_set_int) + drv_timer_enable 0x000165a3 Thumb Code 32 drv_timer.o(i.drv_timer_enable) + drv_timer_get_instance 0x000165c5 Thumb Code 10 drv_timer.o(i.drv_timer_get_instance) + drv_timer_get_prescaler 0x000165d5 Thumb Code 12 drv_timer.o(i.drv_timer_get_prescaler) + drv_timer_register_callback 0x00016629 Thumb Code 14 drv_timer.o(i.drv_timer_register_callback) + drv_timer_set_compare_val 0x0001663d Thumb Code 16 drv_timer.o(i.drv_timer_set_compare_val) + drv_timer_set_int 0x0001664d Thumb Code 80 drv_timer.o(i.drv_timer_set_int) + drv_timer_set_prescaler 0x000166a1 Thumb Code 36 drv_timer.o(i.drv_timer_set_prescaler) + drv_timer_set_repeat 0x000166c9 Thumb Code 12 drv_timer.o(i.drv_timer_set_repeat) + drv_tx_phy_test_enter 0x000166e3 Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_enter) + drv_tx_phy_test_exit 0x000166ff Thumb Code 28 drv_dsi_tx.o(i.drv_tx_phy_test_exit) + drv_vidc_clear_irq 0x00016751 Thumb Code 8 drv_vidc.o(i.drv_vidc_clear_irq) + drv_vidc_enable 0x00016759 Thumb Code 24 drv_vidc.o(i.drv_vidc_enable) + drv_vidc_enable_irq 0x00016771 Thumb Code 58 drv_vidc.o(i.drv_vidc_enable_irq) + drv_vidc_get_irq_status 0x000167b1 Thumb Code 18 drv_vidc.o(i.drv_vidc_get_irq_status) + drv_vidc_init_module_enable 0x000167c5 Thumb Code 36 drv_vidc.o(i.drv_vidc_init_module_enable) + drv_vidc_register_callback 0x000167ed Thumb Code 6 drv_vidc.o(i.drv_vidc_register_callback) + drv_vidc_reset 0x000167f9 Thumb Code 6 drv_vidc.o(i.drv_vidc_reset) + drv_vidc_set_dst_parameter 0x000167ff Thumb Code 60 drv_vidc.o(i.drv_vidc_set_dst_parameter) + drv_vidc_set_irqen 0x0001683b Thumb Code 20 drv_vidc.o(i.drv_vidc_set_irqen) + drv_vidc_set_mirror 0x0001684f Thumb Code 16 drv_vidc.o(i.drv_vidc_set_mirror) + drv_vidc_set_p2r_hcoef0 0x0001685f Thumb Code 8 drv_vidc.o(i.drv_vidc_set_p2r_hcoef0) + drv_vidc_set_p2r_hinitb 0x00016867 Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitb) + drv_vidc_set_p2r_hinitr 0x0001688d Thumb Code 38 drv_vidc.o(i.drv_vidc_set_p2r_hinitr) + drv_vidc_set_pentile_swap 0x000168b5 Thumb Code 18 drv_vidc.o(i.drv_vidc_set_pentile_swap) + drv_vidc_set_pu_ctrl 0x000168cd Thumb Code 10 drv_vidc.o(i.drv_vidc_set_pu_ctrl) + drv_vidc_set_rotation 0x000168d7 Thumb Code 16 drv_vidc.o(i.drv_vidc_set_rotation) + drv_vidc_set_scld_hcoef0 0x000168e7 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef0) + drv_vidc_set_scld_hcoef1 0x000168f1 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_hcoef1) + drv_vidc_set_scld_step 0x000168fb Thumb Code 18 drv_vidc.o(i.drv_vidc_set_scld_step) + drv_vidc_set_scld_vcoef0 0x0001690d Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef0) + drv_vidc_set_scld_vcoef1 0x00016917 Thumb Code 10 drv_vidc.o(i.drv_vidc_set_scld_vcoef1) + drv_vidc_set_src_parameter 0x00016921 Thumb Code 22 drv_vidc.o(i.drv_vidc_set_src_parameter) + drv_wdg_clear_counter 0x00016939 Thumb Code 12 drv_wdg.o(i.drv_wdg_clear_counter) + drv_wdg_set_int 0x00016969 Thumb Code 60 drv_wdg.o(i.drv_wdg_set_int) + fls_clr_interrupt_flag 0x000169a9 Thumb Code 10 drv_fls.o(i.fls_clr_interrupt_flag) + fputc 0x000169b3 Thumb Code 20 tau_log.o(i.fputc) + hal_dsi_rx_ctrl_create_handle 0x000169c9 Thumb Code 48 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_create_handle) + hal_dsi_rx_ctrl_deinit 0x000169fd Thumb Code 148 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_deinit) + hal_dsi_rx_ctrl_dsc_async_handler 0x00016a99 Thumb Code 120 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_dsc_async_handler) + hal_dsi_rx_ctrl_gen_a_tear_signal 0x00016b1d Thumb Code 32 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_gen_a_tear_signal) + hal_dsi_rx_ctrl_get_max_ret_size 0x00016b45 Thumb Code 30 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_get_max_ret_size) + hal_dsi_rx_ctrl_init 0x00016b6d Thumb Code 88 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_init) + hal_dsi_rx_ctrl_send_ack_cmd 0x00017315 Thumb Code 212 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_send_ack_cmd) + hal_dsi_rx_ctrl_set_cus_sync_line 0x00017405 Thumb Code 44 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_cus_sync_line) + hal_dsi_rx_ctrl_set_sw_tear_mode 0x000174e5 Thumb Code 42 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_sw_tear_mode) + hal_dsi_rx_ctrl_set_tear_mode_ex 0x00017519 Thumb Code 14 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_set_tear_mode_ex) + hal_dsi_rx_ctrl_start 0x00017529 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_start) + hal_dsi_rx_ctrl_stop 0x00017565 Thumb Code 46 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_stop) + hal_dsi_rx_ctrl_toggle_resolution 0x000175a1 Thumb Code 28 hal_dsi_rx_ctrl.o(i.hal_dsi_rx_ctrl_toggle_resolution) + hal_dsi_tx_ctrl_create_handle 0x00017bd5 Thumb Code 34 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_create_handle) + hal_dsi_tx_ctrl_deinit 0x00017c01 Thumb Code 118 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_deinit) + hal_dsi_tx_ctrl_enter_init_panel_mode 0x00017c85 Thumb Code 68 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_enter_init_panel_mode) + hal_dsi_tx_ctrl_exit_init_panel_mode 0x00017cd1 Thumb Code 32 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_exit_init_panel_mode) + hal_dsi_tx_ctrl_init 0x00017cf9 Thumb Code 154 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_init) + hal_dsi_tx_ctrl_panel_reset_pin 0x00017dc1 Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_panel_reset_pin) + hal_dsi_tx_ctrl_set_ccm 0x00017dcd Thumb Code 28 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_ccm) + hal_dsi_tx_ctrl_set_overwrite_rgb 0x00017ded Thumb Code 16 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_overwrite_rgb) + hal_dsi_tx_ctrl_set_partial_disp 0x00017e01 Thumb Code 12 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp) + hal_dsi_tx_ctrl_set_partial_disp_area 0x00017e11 Thumb Code 30 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_set_partial_disp_area) + hal_dsi_tx_ctrl_start 0x00017e35 Thumb Code 140 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_start) + hal_dsi_tx_ctrl_stop 0x00017ed1 Thumb Code 56 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_stop) + hal_dsi_tx_ctrl_write_array_cmd 0x00017f15 Thumb Code 210 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_array_cmd) + hal_dsi_tx_ctrl_write_cmd 0x00017fed Thumb Code 172 hal_dsi_tx_ctrl.o(i.hal_dsi_tx_ctrl_write_cmd) + hal_gpio_ctrl_eint 0x00018281 Thumb Code 18 hal_gpio.o(i.hal_gpio_ctrl_eint) + hal_gpio_get_input_data 0x00018299 Thumb Code 18 hal_gpio.o(i.hal_gpio_get_input_data) + hal_gpio_init_eint 0x000182ad Thumb Code 58 hal_gpio.o(i.hal_gpio_init_eint) + hal_gpio_init_input 0x000182ed Thumb Code 28 hal_gpio.o(i.hal_gpio_init_input) + hal_gpio_init_output 0x0001830d Thumb Code 34 hal_gpio.o(i.hal_gpio_init_output) + hal_gpio_reg_eint_cb 0x00018335 Thumb Code 20 hal_gpio.o(i.hal_gpio_reg_eint_cb) + hal_gpio_set_ap_reset_int 0x0001834d Thumb Code 76 hal_gpio.o(i.hal_gpio_set_ap_reset_int) + hal_gpio_set_mode 0x0001839d Thumb Code 90 hal_gpio.o(i.hal_gpio_set_mode) + hal_gpio_set_output_data 0x000183fd Thumb Code 8 hal_gpio.o(i.hal_gpio_set_output_data) + hal_gpio_set_pull_state 0x00018405 Thumb Code 26 hal_gpio.o(i.hal_gpio_set_pull_state) + hal_i2c_m_dma_init 0x00018425 Thumb Code 92 hal_i2c_master.o(i.hal_i2c_m_dma_init) + hal_i2c_m_dma_read 0x00018491 Thumb Code 26 hal_i2c_master.o(i.hal_i2c_m_dma_read) + hal_i2c_m_dma_write 0x000184b1 Thumb Code 24 hal_i2c_master.o(i.hal_i2c_m_dma_write) + hal_i2c_m_transfer_complate 0x000184cd Thumb Code 6 hal_i2c_master.o(i.hal_i2c_m_transfer_complate) + hal_i2c_s_dma_write 0x00018509 Thumb Code 62 hal_i2c_slave.o(i.hal_i2c_s_dma_write) + hal_i2c_s_init 0x00018555 Thumb Code 176 hal_i2c_slave.o(i.hal_i2c_s_init) + hal_i2c_s_nonblocking_read 0x0001861d Thumb Code 14 hal_i2c_slave.o(i.hal_i2c_s_nonblocking_read) + hal_i2c_s_set_transfer 0x00018631 Thumb Code 6 hal_i2c_slave.o(i.hal_i2c_s_set_transfer) + hal_internal_init_memc 0x000187b1 Thumb Code 170 hal_internal_vsync.o(i.hal_internal_init_memc) + hal_internal_sync_get_fb_setting 0x000188ad Thumb Code 12 hal_internal_vsync.o(i.hal_internal_sync_get_fb_setting) + hal_internal_sync_get_hight_performan_mode 0x000188bd Thumb Code 10 hal_internal_vsync.o(i.hal_internal_sync_get_hight_performan_mode) + hal_internal_sync_input_resolution_change 0x000188cd Thumb Code 438 hal_internal_vsync.o(i.hal_internal_sync_input_resolution_change) + hal_internal_update_dpi_param 0x00018af9 Thumb Code 10 hal_internal_vsync.o(i.hal_internal_update_dpi_param) + hal_internal_video_mode_auto_sync 0x00018b09 Thumb Code 238 hal_internal_vsync.o(i.hal_internal_video_mode_auto_sync) + hal_internal_vsync_deinit 0x00018c15 Thumb Code 30 hal_internal_vsync.o(i.hal_internal_vsync_deinit) + hal_internal_vsync_get_rx_state 0x00018c3d Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_rx_state) + hal_internal_vsync_get_sync_line 0x00018c49 Thumb Code 18 hal_internal_vsync.o(i.hal_internal_vsync_get_sync_line) + hal_internal_vsync_get_tear_mode 0x00018c61 Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tear_mode) + hal_internal_vsync_get_tx_state 0x00018c6d Thumb Code 6 hal_internal_vsync.o(i.hal_internal_vsync_get_tx_state) + hal_internal_vsync_init_rx 0x00018c79 Thumb Code 236 hal_internal_vsync.o(i.hal_internal_vsync_init_rx) + hal_internal_vsync_init_tx 0x00018d91 Thumb Code 172 hal_internal_vsync.o(i.hal_internal_vsync_init_tx) + hal_internal_vsync_set_auto_hw_filter 0x00018e41 Thumb Code 222 hal_internal_vsync.o(i.hal_internal_vsync_set_auto_hw_filter) + hal_internal_vsync_set_rx_state 0x00018f5d Thumb Code 16 hal_internal_vsync.o(i.hal_internal_vsync_set_rx_state) + hal_internal_vsync_set_sync_line 0x00018f71 Thumb Code 30 hal_internal_vsync.o(i.hal_internal_vsync_set_sync_line) + hal_internal_vsync_set_tear_mode 0x00018f95 Thumb Code 72 hal_internal_vsync.o(i.hal_internal_vsync_set_tear_mode) + hal_internal_vsync_set_tx_state 0x00018fe5 Thumb Code 118 hal_internal_vsync.o(i.hal_internal_vsync_set_tx_state) + hal_spi_m_clear_rxfifo 0x00019489 Thumb Code 14 hal_spi_master.o(i.hal_spi_m_clear_rxfifo) + hal_swire_deinit 0x00019497 Thumb Code 18 hal_swire.o(i.hal_swire_deinit) + hal_swire_open 0x000194a9 Thumb Code 22 hal_swire.o(i.hal_swire_open) + hal_system_enable_systick 0x000194bf Thumb Code 8 hal_system.o(i.hal_system_enable_systick) + hal_system_init 0x000194c9 Thumb Code 104 hal_system.o(i.hal_system_init) + hal_system_init_console 0x00019551 Thumb Code 28 hal_system.o(i.hal_system_init_console) + hal_system_set_phy_calibration 0x0001956d Thumb Code 8 hal_system.o(i.hal_system_set_phy_calibration) + hal_system_set_pvd 0x00019575 Thumb Code 8 hal_system.o(i.hal_system_set_pvd) + hal_system_set_vcc 0x0001957d Thumb Code 8 hal_system.o(i.hal_system_set_vcc) + hal_timer_deinit 0x00019585 Thumb Code 46 hal_timer.o(i.hal_timer_deinit) + hal_timer_init 0x000195b3 Thumb Code 26 hal_timer.o(i.hal_timer_init) + hal_timer_start 0x000195cd Thumb Code 66 hal_timer.o(i.hal_timer_start) + hal_timer_stop 0x00019615 Thumb Code 40 hal_timer.o(i.hal_timer_stop) + hal_uart_init 0x0001963d Thumb Code 126 hal_uart.o(i.hal_uart_init) + hal_uart_transmit_blocking 0x000196c9 Thumb Code 12 hal_uart.o(i.hal_uart_transmit_blocking) + handle_init 0x000196d9 Thumb Code 140 irq_redirect .o(i.handle_init) + main 0x00019915 Thumb Code 10 main.o(i.main) + sqrt 0x0001a661 Thumb Code 66 sqrt.o(i.sqrt) + panel_init_code 0x0001aac4 Data 9967 ap_demo.o(.constdata) + phone_data_21 0x0001d2cc Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_55 0x0001d2cd Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_85_0 0x0001d2ce Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_92_1 0x0001d2cf Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_1 0x0001d2d0 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_2 0x0001d2d1 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_3 0x0001d2d2 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_F5_4 0x0001d2d3 Data 1 app_tp_for_custom_s8.o(.constdata) + phone_data_52 0x0001d2d4 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_92_3 0x0001d2d7 Data 3 app_tp_for_custom_s8.o(.constdata) + phone_data_A3 0x0001d2da Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A4 0x0001d2de Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_A5 0x0001d2e2 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_AF 0x0001d2e6 Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_F1 0x0001d2ea Data 4 app_tp_for_custom_s8.o(.constdata) + phone_data_22 0x0001d2ee Data 5 app_tp_for_custom_s8.o(.constdata) + phone_data_92_2 0x0001d2f3 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_1 0x0001d2f9 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_2 0x0001d2ff Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_3 0x0001d305 Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_F6_4 0x0001d30b Data 6 app_tp_for_custom_s8.o(.constdata) + phone_data_60_1 0x0001d311 Data 16 app_tp_for_custom_s8.o(.constdata) + phone_data_23 0x0001d321 Data 11 app_tp_for_custom_s8.o(.constdata) + phone_data_85_2 0x0001d32c Data 28 app_tp_for_custom_s8.o(.constdata) + phone_data_90 0x0001d348 Data 10 app_tp_for_custom_s8.o(.constdata) + phone_data_72_3 0x0001d352 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_5 0x0001d81a Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_72_13 0x0001dce2 Data 1224 app_tp_for_custom_s8.o(.constdata) + phone_data_75_1 0x0001e1aa Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_00 0x0001e416 Data 660 app_tp_for_custom_s8.o(.constdata) + phone_data_75_FF 0x0001e6aa Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_3 0x0001e7ca Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_6 0x0001ea36 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_7 0x0001eca2 Data 620 app_tp_for_custom_s8.o(.constdata) + phone_data_75_08 0x0001ef0e Data 288 app_tp_for_custom_s8.o(.constdata) + phone_data_75_11 0x0001f02e Data 620 app_tp_for_custom_s8.o(.constdata) + sleep_on 0x0001f29a Data 16 app_tp_for_custom_s8.o(.constdata) + sleep_click_on 0x0001f2aa Data 16 app_tp_for_custom_s8.o(.constdata) + screen_reg_start_data_size 0x0001f2ba Data 1 app_tp_for_custom_s8.o(.constdata) + Region$$Table$$Base 0x0001f60c Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x0001f63c Number 0 anon$$obj.o(Region$$Table) + g_fun_handle 0x00070100 Data 192 irq_redirect .o(.ARM.__AT_0x00070100) + phone_start_flag 0x000701d8 Data 1 ap_demo.o(.data) + phone_DisplayOFF_flag 0x000701d9 Data 1 ap_demo.o(.data) + panel_mode 0x000701dd Data 1 ap_demo.o(.data) + phone_DisplayOFF_count 0x000701e0 Data 2 ap_demo.o(.data) + value_reg_ca 0x000701e2 Data 2 ap_demo.o(.data) + panel_r 0x000701e4 Data 2 ap_demo.o(.data) + panel_g 0x000701e6 Data 2 ap_demo.o(.data) + panel_b 0x000701e8 Data 2 ap_demo.o(.data) + s_screen_init_complate 0x000701fc Data 1 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data1 0x00070200 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data3 0x00070203 Data 3 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data4 0x00070206 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data2 0x00070209 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data3 0x0007020c Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data6 0x0007020f Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data7 0x00070212 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data8 0x00070215 Data 3 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data4 0x00070218 Data 4 app_tp_transfer.o(.data) + MI10_PRO_TP_Tuning_data5 0x0007021c Data 4 app_tp_transfer.o(.data) + MI10_PRO_screen_init_data2 0x00070220 Data 6 app_tp_transfer.o(.data) + phone_data_E4 0x00070254 Data 1 app_tp_for_custom_s8.o(.data) + tp_flag 0x00070255 Data 1 app_tp_for_custom_s8.o(.data) + g_phone_output_int_pad 0x00070256 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_in 0x00070257 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_count 0x00070258 Data 1 app_tp_for_custom_s8.o(.data) + tp_sleep_clk_count 0x00070259 Data 1 app_tp_for_custom_s8.o(.data) + sleep_double_EN 0x0007025a Data 1 app_tp_for_custom_s8.o(.data) + Flag_EA_EN 0x0007025b Data 1 app_tp_for_custom_s8.o(.data) + Flag_touch_count 0x0007025c Data 1 app_tp_for_custom_s8.o(.data) + touchnum_bak 0x0007025d Data 1 app_tp_for_custom_s8.o(.data) + Flag_blacklight_EN 0x0007025e Data 1 app_tp_for_custom_s8.o(.data) + phone_data_B1 0x00070268 Data 2 app_tp_for_custom_s8.o(.data) + phone_data_30 0x0007026a Data 2 app_tp_for_custom_s8.o(.data) + fingerprint_arr_on 0x00070278 Data 16 app_tp_for_custom_s8.o(.data) + fingerprint_arr_off 0x00070288 Data 16 app_tp_for_custom_s8.o(.data) + phone_reg_coord_back 0x00070298 Data 200 app_tp_for_custom_s8.o(.data) + g_screen_input_rst_pad 0x00070360 Data 1 app_tp_for_custom_s8.o(.data) + g_screen_input_int_pad 0x00070361 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_1 0x00070362 Data 1 app_tp_for_custom_s8.o(.data) + screen_data_write_2 0x00070363 Data 3 app_tp_for_custom_s8.o(.data) + screen_data_write_3 0x00070366 Data 5 app_tp_for_custom_s8.o(.data) + screen_reg_int_data 0x0007036c Data 48 app_tp_for_custom_s8.o(.data) + g_fls_w_cmd 0x0007039c Data 1 norflash.o(.data) + g_fls_r_cmd 0x0007039d Data 1 norflash.o(.data) + g_fls_write_en_status 0x0007039e Data 1 norflash.o(.data) + isFlsTransferEnd 0x0007039f Data 1 norflash.o(.data) + isFlsFifoReq 0x000703a0 Data 1 norflash.o(.data) + isNandWriteCompleted 0x000703a1 Data 1 norflash.o(.data) + isNandReadCompleted 0x000703a2 Data 1 norflash.o(.data) + g_fls_error_info 0x000703a8 Data 6 norflash.o(.data) + g_systick_cb_func 0x000703b4 Data 4 drv_common.o(.data) + g_system_clock 0x000703b8 Data 4 drv_common.o(.data) + g_scld_fhd_filter_h 0x000703d0 Data 256 drv_param_init.o(.data) + g_scld_fhd_filter_v 0x000704d0 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_h 0x000705d0 Data 256 drv_param_init.o(.data) + g_scld_hd_filter_v 0x000706d0 Data 256 drv_param_init.o(.data) + g_sclu_lanczos_filter 0x000707d0 Data 128 drv_param_init.o(.data) + g_ccm_setting 0x00070850 Data 36 drv_param_init.o(.data) + g_sof_gen_te_func 0x000708dc Data 4 hal_internal_vsync.o(.data) + g_int_rxbr_irq0_cb_func 0x000708e0 Data 4 drv_rxbr.o(.data) + g_int_rxbr_irq1_cb_func 0x000708e4 Data 4 drv_rxbr.o(.data) + g_int_vidc_cb_func 0x000708e8 Data 4 drv_vidc.o(.data) + __stdout 0x0007091c Data 4 stdout.o(.data) + string 0x00070bc4 Data 256 tau_log.o(.bss) + hal_dmahandle 0x00070cc4 Data 160 hal_uart.o(.bss) + hal_uarthandle_dma 0x00070d64 Data 32 hal_uart.o(.bss) + hal_uart_handle_global 0x00070d84 Data 16 hal_uart.o(.bss) + g_vsync_hande 0x00070f30 Data 100 hal_internal_vsync.o(.bss) + g_dcs_execute_table 0x00070f94 Data 2048 hal_internal_vsync.o(.bss) + g_packet_fifo 0x000718b4 Data 4144 dcs_packet_fifo.o(.bss) + g_spis_ctrl_handle 0x000728e4 Data 32 hal_spi_slave.o(.bss) + __stack_limit 0x00072908 Data 0 startup_armcm0.o(STACK) + __initial_sp 0x00073908 Data 0 startup_armcm0.o(STACK) + + + +============================================================================== + +Memory Map of the image + + Image Entry point : 0x000100c1 + + Load Region LR_IROM2 (Base: 0x00010000, Size: 0x0000fd90, Max: 0x00010000, ABSOLUTE, COMPRESSED[0x0000fa2c]) + + Execution Region ER_IROM2 (Exec base: 0x00010000, Load base: 0x00010000, Size: 0x0000f63c, Max: 0x00010000, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00010000 0x00010000 0x000000c0 Data RO 424 RESET startup_armcm0.o + 0x000100c0 0x000100c0 0x00000000 Code RO 2587 * .ARM.Collect$$$$00000000 mc_p.l(entry.o) + 0x000100c0 0x000100c0 0x00000004 Code RO 2897 .ARM.Collect$$$$00000001 mc_p.l(entry2.o) + 0x000100c4 0x000100c4 0x00000004 Code RO 2900 .ARM.Collect$$$$00000004 mc_p.l(entry5.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2902 .ARM.Collect$$$$00000008 mc_p.l(entry7b.o) + 0x000100c8 0x000100c8 0x00000000 Code RO 2904 .ARM.Collect$$$$0000000A mc_p.l(entry8b.o) + 0x000100c8 0x000100c8 0x00000008 Code RO 2905 .ARM.Collect$$$$0000000B mc_p.l(entry9a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2907 .ARM.Collect$$$$0000000D mc_p.l(entry10a.o) + 0x000100d0 0x000100d0 0x00000000 Code RO 2909 .ARM.Collect$$$$0000000F mc_p.l(entry11a.o) + 0x000100d0 0x000100d0 0x00000004 Code RO 2898 .ARM.Collect$$$$00002712 mc_p.l(entry2.o) + 0x000100d4 0x000100d4 0x00000078 Code RO 425 .text startup_armcm0.o + 0x0001014c 0x0001014c 0x0000002c Code RO 2590 .text mc_p.l(uidiv.o) + 0x00010178 0x00010178 0x00000028 Code RO 2592 .text mc_p.l(idiv.o) + 0x000101a0 0x000101a0 0x00000024 Code RO 2594 .text mc_p.l(memcpya.o) + 0x000101c4 0x000101c4 0x00000024 Code RO 2596 .text mc_p.l(memseta.o) + 0x000101e8 0x000101e8 0x000000b2 Code RO 2861 .text mf_p.l(fadd.o) + 0x0001029a 0x0001029a 0x0000007a Code RO 2863 .text mf_p.l(fmul.o) + 0x00010314 0x00010314 0x0000007c Code RO 2865 .text mf_p.l(fdiv.o) + 0x00010390 0x00010390 0x00000018 Code RO 2867 .text mf_p.l(fscalb.o) + 0x000103a8 0x000103a8 0x00000164 Code RO 2869 .text mf_p.l(dadd.o) + 0x0001050c 0x0001050c 0x000000d0 Code RO 2871 .text mf_p.l(dmul.o) + 0x000105dc 0x000105dc 0x000000f0 Code RO 2873 .text mf_p.l(ddiv.o) + 0x000106cc 0x000106cc 0x00000016 Code RO 2875 .text mf_p.l(fflti.o) + 0x000106e2 0x000106e2 0x0000000e Code RO 2877 .text mf_p.l(ffltui.o) + 0x000106f0 0x000106f0 0x0000001c Code RO 2881 .text mf_p.l(dfltui.o) + 0x0001070c 0x0001070c 0x00000032 Code RO 2883 .text mf_p.l(ffixi.o) + 0x0001073e 0x0001073e 0x00000028 Code RO 2885 .text mf_p.l(ffixui.o) + 0x00010766 0x00010766 0x00000002 PAD + 0x00010768 0x00010768 0x00000048 Code RO 2887 .text mf_p.l(dfixi.o) + 0x000107b0 0x000107b0 0x0000003c Code RO 2889 .text mf_p.l(dfixui.o) + 0x000107ec 0x000107ec 0x00000028 Code RO 2891 .text mf_p.l(f2d.o) + 0x00010814 0x00010814 0x00000028 Code RO 2893 .text mf_p.l(cdcmple.o) + 0x0001083c 0x0001083c 0x00000014 Code RO 2895 .text mf_p.l(cfrcmple.o) + 0x00010850 0x00010850 0x00000060 Code RO 2912 .text mc_p.l(uldiv.o) + 0x000108b0 0x000108b0 0x00000020 Code RO 2914 .text mc_p.l(llshl.o) + 0x000108d0 0x000108d0 0x00000022 Code RO 2916 .text mc_p.l(llushr.o) + 0x000108f2 0x000108f2 0x00000026 Code RO 2918 .text mc_p.l(llsshr.o) + 0x00010918 0x00010918 0x00000000 Code RO 2927 .text mc_p.l(iusefp.o) + 0x00010918 0x00010918 0x00000082 Code RO 2928 .text mf_p.l(fepilogue.o) + 0x0001099a 0x0001099a 0x000000be Code RO 2930 .text mf_p.l(depilogue.o) + 0x00010a58 0x00010a58 0x000000a2 Code RO 2934 .text mf_p.l(dsqrt.o) + 0x00010afa 0x00010afa 0x00000002 PAD + 0x00010afc 0x00010afc 0x00000040 Code RO 2936 .text mf_p.l(dfixul.o) + 0x00010b3c 0x00010b3c 0x00000028 Code RO 2938 .text mf_p.l(cdrcmple.o) + 0x00010b64 0x00010b64 0x00000024 Code RO 2940 .text mc_p.l(init.o) + 0x00010b88 0x00010b88 0x00000056 Code RO 2950 .text mc_p.l(__dczerorl2.o) + 0x00010bde 0x00010bde 0x00000002 PAD + 0x00010be0 0x00010be0 0x00000018 Code RO 2182 i.ADC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010bf8 0x00010bf8 0x00000018 Code RO 2183 i.AP_NRESET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c10 0x00010c10 0x00000014 Code RO 2184 i.DMA_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c24 0x00010c24 0x0000001c Code RO 2185 i.EXTI_INT0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c40 0x00010c40 0x0000001c Code RO 2186 i.EXTI_INT1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c5c 0x00010c5c 0x0000001c Code RO 2187 i.EXTI_INT2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c78 0x00010c78 0x0000001c Code RO 2188 i.EXTI_INT3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010c94 0x00010c94 0x0000001c Code RO 2189 i.EXTI_INT4_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010cb0 0x00010cb0 0x0000001c Code RO 2190 i.EXTI_INT5_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ccc 0x00010ccc 0x0000001c Code RO 2191 i.EXTI_INT6_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ce8 0x00010ce8 0x0000001c Code RO 2192 i.EXTI_INT7_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d04 0x00010d04 0x00000024 Code RO 848 i.EncryptCheckEx WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00010d28 0x00010d28 0x00000014 Code RO 2193 i.FLSCTRL_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010d3c 0x00010d3c 0x0000004e Code RO 99 i.Gpio_swire_output ap_demo.o + 0x00010d8a 0x00010d8a 0x00000002 PAD + 0x00010d8c 0x00010d8c 0x00000014 Code RO 2194 i.HardFault_Handler CVWL368.lib(irq_redirect .o) + 0x00010da0 0x00010da0 0x00000018 Code RO 2195 i.I2C0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010db8 0x00010db8 0x00000018 Code RO 2196 i.I2C1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010dd0 0x00010dd0 0x00000018 Code RO 2197 i.LCDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010de8 0x00010de8 0x00000028 Code RO 837 i.LOG_printf CVWL368.lib(tau_log.o) + 0x00010e10 0x00010e10 0x00000018 Code RO 2198 i.MEMC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e28 0x00010e28 0x00000018 Code RO 2199 i.MIPI_RX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e40 0x00010e40 0x00000018 Code RO 2200 i.MIPI_TX_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e58 0x00010e58 0x0000001c Code RO 2201 i.PWMDET_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010e74 0x00010e74 0x00000134 Code RO 260 i.S20_Start_init app_tp_transfer.o + 0x00010fa8 0x00010fa8 0x0000001c Code RO 2202 i.SPIM_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010fc4 0x00010fc4 0x0000001c Code RO 2203 i.SPIS_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010fe0 0x00010fe0 0x0000001c Code RO 2204 i.SWIRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00010ffc 0x00010ffc 0x00000002 Code RO 2469 i.UART_DisableDma CVWL368.lib(drv_uart.o) + 0x00010ffe 0x00010ffe 0x00000002 Code RO 2945 i.__scatterload_null mc_p.l(handlers.o) + 0x00011000 0x00011000 0x00000014 Data RO 1085 .ARM.__at_0x11000 CVWL368.lib(drv_common.o) + 0x00011014 0x00011014 0x00000004 Code RO 2475 i.UART_GetInstance CVWL368.lib(drv_uart.o) + 0x00011018 0x00011018 0x00000004 Data RO 1086 .ARM.__at_0x11018 CVWL368.lib(drv_common.o) + 0x0001101c 0x0001101c 0x00000018 Code RO 2205 i.SysTick_Handler CVWL368.lib(irq_redirect .o) + 0x00011034 0x00011034 0x00000018 Code RO 2206 i.TIMER0_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001104c 0x0001104c 0x00000018 Code RO 2207 i.TIMER1_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011064 0x00011064 0x00000018 Code RO 2208 i.TIMER2_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x0001107c 0x0001107c 0x00000018 Code RO 2209 i.TIMER3_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011094 0x00011094 0x0000001c Code RO 2465 i.UART0_IRQ_Handle CVWL368.lib(drv_uart.o) + 0x000110b0 0x000110b0 0x00000018 Code RO 2210 i.UART_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000110c8 0x000110c8 0x00000024 Code RO 2483 i.UART_ResetRxFIFO CVWL368.lib(drv_uart.o) + 0x000110ec 0x000110ec 0x00000048 Code RO 2486 i.UART_SetBaudRate CVWL368.lib(drv_uart.o) + 0x00011134 0x00011134 0x0000001a Code RO 2487 i.UART_SwitchSCLK CVWL368.lib(drv_uart.o) + 0x0001114e 0x0001114e 0x00000134 Code RO 2489 i.UART_TransferHandleIRQ CVWL368.lib(drv_uart.o) + 0x00011282 0x00011282 0x0000001a Code RO 2491 i.UART_WriteBlocking CVWL368.lib(drv_uart.o) + 0x0001129c 0x0001129c 0x000000bc Code RO 2492 i.UART_init CVWL368.lib(drv_uart.o) + 0x00011358 0x00011358 0x00000018 Code RO 2211 i.VIDC_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011370 0x00011370 0x00000018 Code RO 2212 i.VPRE_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x00011388 0x00011388 0x00000018 Code RO 2213 i.WDG_IRQn_Handler CVWL368.lib(irq_redirect .o) + 0x000113a0 0x000113a0 0x00000020 Code RO 2833 i.__0printf mc_p.l(printfa.o) + 0x000113c0 0x000113c0 0x00000024 Code RO 2839 i.__0vsprintf mc_p.l(printfa.o) + 0x000113e4 0x000113e4 0x0000002e Code RO 2932 i.__ARM_clz mf_p.l(depilogue.o) + 0x00011412 0x00011412 0x0000001a Code RO 522 i.__ARM_common_switch8 CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001142c 0x0001142c 0x00000018 Code RO 1406 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_i2c_master.o) + 0x00011444 0x00011444 0x00000018 Code RO 1530 i.__NVIC_ClearPendingIRQ CVWL368.lib(drv_spi_master.o) + 0x0001145c 0x0001145c 0x00000020 Code RO 2036 i.__NVIC_DisableIRQ CVWL368.lib(drv_rxbr.o) + 0x0001147c 0x0001147c 0x00000018 Code RO 2037 i.__NVIC_EnableIRQ CVWL368.lib(drv_rxbr.o) + 0x00011494 0x00011494 0x00000044 Code RO 2332 i.__NVIC_SetPriority CVWL368.lib(hal_spi_slave.o) + 0x000114d8 0x000114d8 0x0000000e Code RO 2944 i.__scatterload_copy mc_p.l(handlers.o) + 0x000114e6 0x000114e6 0x0000000e Code RO 2946 i.__scatterload_zeroinit mc_p.l(handlers.o) + 0x000114f4 0x000114f4 0x0000000c Code RO 2922 i.__set_errno mc_p.l(errno.o) + 0x00011500 0x00011500 0x00000174 Code RO 2840 i._fp_digits mc_p.l(printfa.o) + 0x00011674 0x00011674 0x000006ec Code RO 2841 i._printf_core mc_p.l(printfa.o) + 0x00011d60 0x00011d60 0x00000020 Code RO 2842 i._printf_post_padding mc_p.l(printfa.o) + 0x00011d80 0x00011d80 0x0000002c Code RO 2843 i._printf_pre_padding mc_p.l(printfa.o) + 0x00011dac 0x00011dac 0x0000000a Code RO 2845 i._sputc mc_p.l(printfa.o) + 0x00011db6 0x00011db6 0x00000002 PAD + 0x00011db8 0x00011db8 0x000004a4 Code RO 100 i.ap_dcs_read ap_demo.o + 0x0001225c 0x0001225c 0x00000218 Code RO 101 i.ap_demo ap_demo.o + 0x00012474 0x00012474 0x00000068 Code RO 102 i.ap_get_reg_ca ap_demo.o + 0x000124dc 0x000124dc 0x0000008c Code RO 103 i.ap_get_reg_df ap_demo.o + 0x00012568 0x00012568 0x00000074 Code RO 104 i.ap_reset_cb ap_demo.o + 0x000125dc 0x000125dc 0x00000060 Code RO 105 i.ap_set_backlight_51 ap_demo.o + 0x0001263c 0x0001263c 0x0000004c Code RO 106 i.ap_set_display_off ap_demo.o + 0x00012688 0x00012688 0x00000034 Code RO 107 i.ap_set_display_on ap_demo.o + 0x000126bc 0x000126bc 0x00000088 Code RO 108 i.ap_set_enter_sleep_mode ap_demo.o + 0x00012744 0x00012744 0x00000044 Code RO 109 i.ap_set_exit_sleep_mode ap_demo.o + 0x00012788 0x00012788 0x0000001c Code RO 110 i.ap_set_tp_calibration_04 ap_demo.o + 0x000127a4 0x000127a4 0x000000b0 Code RO 261 i.ap_tp_calibration app_tp_transfer.o + 0x00012854 0x00012854 0x0000001c Code RO 2038 i.app_ADC_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00012870 0x00012870 0x00000024 Code RO 1330 i.app_AP_NRESET_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012894 0x00012894 0x0000001c Code RO 1331 i.app_EXTI_INT0_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000128b0 0x000128b0 0x0000001c Code RO 1332 i.app_EXTI_INT1_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000128cc 0x000128cc 0x0000001c Code RO 1333 i.app_EXTI_INT2_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x000128e8 0x000128e8 0x0000001c Code RO 1334 i.app_EXTI_INT3_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012904 0x00012904 0x0000001c Code RO 1335 i.app_EXTI_INT4_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012920 0x00012920 0x0000001c Code RO 1336 i.app_EXTI_INT5_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x0001293c 0x0001293c 0x0000001c Code RO 1337 i.app_EXTI_INT6_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012958 0x00012958 0x0000001c Code RO 1338 i.app_EXTI_INT7_IRQn_Handler CVWL368.lib(drv_gpio.o) + 0x00012974 0x00012974 0x00000048 Code RO 1077 i.app_HardFault_Handler CVWL368.lib(drv_common.o) + 0x000129bc 0x000129bc 0x00000018 Code RO 1441 i.app_I2C0_IRQn_Handler CVWL368.lib(drv_i2c_slave.o) + 0x000129d4 0x000129d4 0x00000010 Code RO 1407 i.app_I2C1_IRQn_Handler CVWL368.lib(drv_i2c_master.o) + 0x000129e4 0x000129e4 0x000001a4 Code RO 1648 i.app_LCDC_IRQn_Handler CVWL368.lib(hal_internal_vsync.o) + 0x00012b88 0x00012b88 0x00000088 Code RO 1980 i.app_MEMC_IRQn_Handler CVWL368.lib(drv_memc.o) + 0x00012c10 0x00012c10 0x00000298 Code RO 1752 i.app_MIPI_RX_IRQn_Handler CVWL368.lib(drv_dsi_rx.o) + 0x00012ea8 0x00012ea8 0x000000a0 Code RO 1808 i.app_MIPI_TX_IRQn_Handler CVWL368.lib(drv_dsi_tx.o) + 0x00012f48 0x00012f48 0x00000048 Code RO 2400 i.app_PWMDET_IRQn_Handler CVWL368.lib(drv_pwm.o) + 0x00012f90 0x00012f90 0x00000030 Code RO 1531 i.app_SPIM_IRQn_Handler CVWL368.lib(drv_spi_master.o) + 0x00012fc0 0x00012fc0 0x00000200 Code RO 2333 i.app_SPIS_IRQn_Handler CVWL368.lib(hal_spi_slave.o) + 0x000131c0 0x000131c0 0x00000020 Code RO 1563 i.app_SWIRE_IRQn_Handler CVWL368.lib(drv_swire.o) + 0x000131e0 0x000131e0 0x00000018 Code RO 1078 i.app_SysTick_Handler CVWL368.lib(drv_common.o) + 0x000131f8 0x000131f8 0x0000000a Code RO 1613 i.app_TIMER0_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x00013202 0x00013202 0x0000000a Code RO 1614 i.app_TIMER1_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x0001320c 0x0001320c 0x0000000a Code RO 1615 i.app_TIMER2_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x00013216 0x00013216 0x0000000a Code RO 1616 i.app_TIMER3_IRQn_Handler CVWL368.lib(drv_timer.o) + 0x00013220 0x00013220 0x00000008 Code RO 2493 i.app_UART_IRQn_Handler CVWL368.lib(drv_uart.o) + 0x00013228 0x00013228 0x0000001c Code RO 2103 i.app_VIDC_IRQn_Handler CVWL368.lib(drv_vidc.o) + 0x00013244 0x00013244 0x0000001c Code RO 2039 i.app_VPRE_IRQn_Handler CVWL368.lib(drv_rxbr.o) + 0x00013260 0x00013260 0x00000038 Code RO 2552 i.app_WDG_IRQn_Handler CVWL368.lib(drv_wdg.o) + 0x00013298 0x00013298 0x00000010 Code RO 1192 i.app_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x000132a8 0x000132a8 0x00000030 Code RO 993 i.app_fls_ctrl_Handler CVWL368.lib(norflash.o) + 0x000132d8 0x000132d8 0x00000024 Code RO 262 i.app_tp_I2C_init app_tp_transfer.o + 0x000132fc 0x000132fc 0x00000060 Code RO 111 i.app_tp_calibration_exec ap_demo.o + 0x0001335c 0x0001335c 0x00000030 Code RO 263 i.app_tp_i2cs_callback app_tp_transfer.o + 0x0001338c 0x0001338c 0x00000054 Code RO 264 i.app_tp_init app_tp_transfer.o + 0x000133e0 0x000133e0 0x00000020 Code RO 265 i.app_tp_m_read app_tp_transfer.o + 0x00013400 0x00013400 0x00000008 Code RO 267 i.app_tp_m_write app_tp_transfer.o + 0x00013408 0x00013408 0x000003a0 Code RO 849 i.app_tp_phone_analysis_data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x000137a8 0x000137a8 0x0000000c Code RO 268 i.app_tp_phone_clear_reset_on app_tp_transfer.o + 0x000137b4 0x000137b4 0x00000008 Code RO 270 i.app_tp_s_read app_tp_transfer.o + 0x000137bc 0x000137bc 0x00000008 Code RO 272 i.app_tp_s_write app_tp_transfer.o + 0x000137c4 0x000137c4 0x000003d0 Code RO 851 i.app_tp_screen_analysis_int WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00013b94 0x00013b94 0x00000030 Code RO 273 i.app_tp_screen_init app_tp_transfer.o + 0x00013bc4 0x00013bc4 0x0000000c Code RO 274 i.app_tp_screen_int_callback app_tp_transfer.o + 0x00013bd0 0x00013bd0 0x00000040 Code RO 275 i.app_tp_transfer_screen_const app_tp_transfer.o + 0x00013c10 0x00013c10 0x000000f4 Code RO 276 i.app_tp_transfer_screen_int app_tp_transfer.o + 0x00013d04 0x00013d04 0x00000014 Code RO 277 i.app_tp_transfer_screen_start app_tp_transfer.o + 0x00013d18 0x00013d18 0x00000024 Code RO 404 i.board_Init board.o + 0x00013d3c 0x00013d3c 0x000004f0 Code RO 1649 i.calc_framebuffer_setting CVWL368.lib(hal_internal_vsync.o) + 0x0001422c 0x0001422c 0x000000c8 Code RO 2576 i.ceil m_ps.l(ceil.o) + 0x000142f4 0x000142f4 0x0000002c Code RO 1650 i.check_mipi_rx_tx_video_info CVWL368.lib(hal_internal_vsync.o) + 0x00014320 0x00014320 0x00000094 Code RO 1651 i.check_pkt_buf_rev CVWL368.lib(hal_internal_vsync.o) + 0x000143b4 0x000143b4 0x00000058 Code RO 1739 i.dcs_packet_fifo_alloc CVWL368.lib(dcs_packet_fifo.o) + 0x0001440c 0x0001440c 0x00000018 Code RO 1740 i.dcs_packet_fifo_init CVWL368.lib(dcs_packet_fifo.o) + 0x00014424 0x00014424 0x00000044 Code RO 1741 i.dcs_packet_free_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x00014468 0x00014468 0x00000024 Code RO 1742 i.dcs_packet_get_fifo_header CVWL368.lib(dcs_packet_fifo.o) + 0x0001448c 0x0001448c 0x0000001c Code RO 1652 i.dcs_sw_filter CVWL368.lib(hal_internal_vsync.o) + 0x000144a8 0x000144a8 0x00000018 Code RO 829 i.delayMs CVWL368.lib(tau_delay.o) + 0x000144c0 0x000144c0 0x00000022 Code RO 830 i.delayUs CVWL368.lib(tau_delay.o) + 0x000144e2 0x000144e2 0x00000002 PAD + 0x000144e4 0x000144e4 0x00000038 Code RO 1582 i.drv_ap_rst_trig_edge_detect CVWL368.lib(drv_sys_cfg.o) + 0x0001451c 0x0001451c 0x0000000c Code RO 2303 i.drv_chip_info_get_info CVWL368.lib(drv_chip_info.o) + 0x00014528 0x00014528 0x00000040 Code RO 2304 i.drv_chip_info_init CVWL368.lib(drv_chip_info.o) + 0x00014568 0x00014568 0x000000b0 Code RO 2305 i.drv_chip_rx_info_check CVWL368.lib(drv_chip_info.o) + 0x00014618 0x00014618 0x00000014 Code RO 2306 i.drv_chip_rx_init_done CVWL368.lib(drv_chip_info.o) + 0x0001462c 0x0001462c 0x00000058 Code RO 1080 i.drv_common_enable_systick CVWL368.lib(drv_common.o) + 0x00014684 0x00014684 0x00000008 Code RO 1083 i.drv_common_system_init CVWL368.lib(drv_common.o) + 0x0001468c 0x0001468c 0x00000010 Code RO 1105 i.drv_crgu_config_reset_modules CVWL368.lib(drv_crgu.o) + 0x0001469c 0x0001469c 0x00000014 Code RO 1118 i.drv_crgu_set_ahb_pre_div CVWL368.lib(drv_crgu.o) + 0x000146b0 0x000146b0 0x00000014 Code RO 1119 i.drv_crgu_set_ahb_src CVWL368.lib(drv_crgu.o) + 0x000146c4 0x000146c4 0x00000020 Code RO 1122 i.drv_crgu_set_clock CVWL368.lib(drv_crgu.o) + 0x000146e4 0x000146e4 0x00000014 Code RO 1123 i.drv_crgu_set_dpi_mux_src CVWL368.lib(drv_crgu.o) + 0x000146f8 0x000146f8 0x00000018 Code RO 1124 i.drv_crgu_set_dpi_pre_div CVWL368.lib(drv_crgu.o) + 0x00014710 0x00014710 0x00000014 Code RO 1125 i.drv_crgu_set_dpi_pre_src CVWL368.lib(drv_crgu.o) + 0x00014724 0x00014724 0x00000014 Code RO 1126 i.drv_crgu_set_dsc_core_div CVWL368.lib(drv_crgu.o) + 0x00014738 0x00014738 0x00000014 Code RO 1127 i.drv_crgu_set_dsco_src CVWL368.lib(drv_crgu.o) + 0x0001474c 0x0001474c 0x00000014 Code RO 1128 i.drv_crgu_set_dsco_src_div CVWL368.lib(drv_crgu.o) + 0x00014760 0x00014760 0x00000014 Code RO 1129 i.drv_crgu_set_fb_div CVWL368.lib(drv_crgu.o) + 0x00014774 0x00014774 0x00000014 Code RO 1130 i.drv_crgu_set_fb_src CVWL368.lib(drv_crgu.o) + 0x00014788 0x00014788 0x00000014 Code RO 1133 i.drv_crgu_set_lcdc_div CVWL368.lib(drv_crgu.o) + 0x0001479c 0x0001479c 0x00000014 Code RO 1134 i.drv_crgu_set_lcdc_src CVWL368.lib(drv_crgu.o) + 0x000147b0 0x000147b0 0x00000014 Code RO 1135 i.drv_crgu_set_mipi_cfg_src CVWL368.lib(drv_crgu.o) + 0x000147c4 0x000147c4 0x00000018 Code RO 1136 i.drv_crgu_set_mipi_ref_src CVWL368.lib(drv_crgu.o) + 0x000147dc 0x000147dc 0x00000018 Code RO 1139 i.drv_crgu_set_reset CVWL368.lib(drv_crgu.o) + 0x000147f4 0x000147f4 0x00000014 Code RO 1140 i.drv_crgu_set_rxbr_div CVWL368.lib(drv_crgu.o) + 0x00014808 0x00014808 0x00000014 Code RO 1141 i.drv_crgu_set_rxbr_src CVWL368.lib(drv_crgu.o) + 0x0001481c 0x0001481c 0x00000014 Code RO 1143 i.drv_crgu_set_vidc_src CVWL368.lib(drv_crgu.o) + 0x00014830 0x00014830 0x00000018 Code RO 1196 i.drv_dma_clear_flag CVWL368.lib(drv_dma.o) + 0x00014848 0x00014848 0x0000001c Code RO 1197 i.drv_dma_create_handle CVWL368.lib(drv_dma.o) + 0x00014864 0x00014864 0x00000010 Code RO 1199 i.drv_dma_disenable_channel CVWL368.lib(drv_dma.o) + 0x00014874 0x00014874 0x00000010 Code RO 1201 i.drv_dma_enable_channel CVWL368.lib(drv_dma.o) + 0x00014884 0x00014884 0x00000024 Code RO 1202 i.drv_dma_enable_channel_interrupts CVWL368.lib(drv_dma.o) + 0x000148a8 0x000148a8 0x0000000c Code RO 1204 i.drv_dma_get_channel_flag CVWL368.lib(drv_dma.o) + 0x000148b4 0x000148b4 0x00000090 Code RO 1207 i.drv_dma_irq_handler CVWL368.lib(drv_dma.o) + 0x00014944 0x00014944 0x00000012 Code RO 1209 i.drv_dma_prepar_transfer CVWL368.lib(drv_dma.o) + 0x00014956 0x00014956 0x0000001a Code RO 1211 i.drv_dma_set_burst CVWL368.lib(drv_dma.o) + 0x00014970 0x00014970 0x00000006 Code RO 1212 i.drv_dma_set_callback CVWL368.lib(drv_dma.o) + 0x00014976 0x00014976 0x00000002 PAD + 0x00014978 0x00014978 0x00000044 Code RO 1214 i.drv_dma_set_transfer CVWL368.lib(drv_dma.o) + 0x000149bc 0x000149bc 0x00000036 Code RO 2316 i.drv_dsc_dec_convert_pps_rc_parameter CVWL368.lib(drv_dsc_dec.o) + 0x000149f2 0x000149f2 0x0000000c Code RO 2317 i.drv_dsc_dec_disable CVWL368.lib(drv_dsc_dec.o) + 0x000149fe 0x000149fe 0x00000002 PAD + 0x00014a00 0x00014a00 0x00000074 Code RO 2318 i.drv_dsc_dec_enable CVWL368.lib(drv_dsc_dec.o) + 0x00014a74 0x00014a74 0x0000000a Code RO 2319 i.drv_dsc_dec_get_nslc CVWL368.lib(drv_dsc_dec.o) + 0x00014a7e 0x00014a7e 0x00000028 Code RO 2321 i.drv_dsc_dec_set_u8_pps CVWL368.lib(drv_dsc_dec.o) + 0x00014aa6 0x00014aa6 0x00000002 PAD + 0x00014aa8 0x00014aa8 0x00000104 Code RO 1753 i.drv_dsi_rx_calc_ipi_tx_delay CVWL368.lib(drv_dsi_rx.o) + 0x00014bac 0x00014bac 0x00000040 Code RO 1754 i.drv_dsi_rx_enable_irq CVWL368.lib(drv_dsi_rx.o) + 0x00014bec 0x00014bec 0x00000050 Code RO 1755 i.drv_dsi_rx_get_color_bpp CVWL368.lib(drv_dsi_rx.o) + 0x00014c3c 0x00014c3c 0x0000001c Code RO 1756 i.drv_dsi_rx_get_color_pcc CVWL368.lib(drv_dsi_rx.o) + 0x00014c58 0x00014c58 0x00000008 Code RO 1757 i.drv_dsi_rx_get_compression_en CVWL368.lib(drv_dsi_rx.o) + 0x00014c60 0x00014c60 0x00000006 Code RO 1758 i.drv_dsi_rx_get_max_ret_size CVWL368.lib(drv_dsi_rx.o) + 0x00014c66 0x00014c66 0x0000000e Code RO 1762 i.drv_dsi_rx_power_up CVWL368.lib(drv_dsi_rx.o) + 0x00014c74 0x00014c74 0x00000020 Code RO 1763 i.drv_dsi_rx_set_ctrl_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014c94 0x00014c94 0x00000010 Code RO 1764 i.drv_dsi_rx_set_ddi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014ca4 0x00014ca4 0x00000004 Code RO 1766 i.drv_dsi_rx_set_inten CVWL368.lib(drv_dsi_rx.o) + 0x00014ca8 0x00014ca8 0x00000010 Code RO 1767 i.drv_dsi_rx_set_ipi_cfg CVWL368.lib(drv_dsi_rx.o) + 0x00014cb8 0x00014cb8 0x00000046 Code RO 1769 i.drv_dsi_rx_set_lane_swap CVWL368.lib(drv_dsi_rx.o) + 0x00014cfe 0x00014cfe 0x00000026 Code RO 1770 i.drv_dsi_rx_set_resp_cnt CVWL368.lib(drv_dsi_rx.o) + 0x00014d24 0x00014d24 0x00000104 Code RO 1771 i.drv_dsi_rx_set_up_phy CVWL368.lib(drv_dsi_rx.o) + 0x00014e28 0x00014e28 0x0000000e Code RO 1772 i.drv_dsi_rx_shut_down CVWL368.lib(drv_dsi_rx.o) + 0x00014e36 0x00014e36 0x00000014 Code RO 1810 i.drv_dsi_tx_command_header CVWL368.lib(drv_dsi_tx.o) + 0x00014e4a 0x00014e4a 0x0000006c Code RO 1811 i.drv_dsi_tx_command_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00014eb6 0x00014eb6 0x00000004 Code RO 1812 i.drv_dsi_tx_command_put_payload CVWL368.lib(drv_dsi_tx.o) + 0x00014eba 0x00014eba 0x00000018 Code RO 1813 i.drv_dsi_tx_config_eotp CVWL368.lib(drv_dsi_tx.o) + 0x00014ed2 0x00014ed2 0x00000008 Code RO 1814 i.drv_dsi_tx_config_int CVWL368.lib(drv_dsi_tx.o) + 0x00014eda 0x00014eda 0x00000008 Code RO 1815 i.drv_dsi_tx_dpi_lpcmd_time CVWL368.lib(drv_dsi_tx.o) + 0x00014ee2 0x00014ee2 0x0000000a Code RO 1816 i.drv_dsi_tx_dpi_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014eec 0x00014eec 0x00000024 Code RO 1817 i.drv_dsi_tx_dpi_polarity CVWL368.lib(drv_dsi_tx.o) + 0x00014f10 0x00014f10 0x00000004 Code RO 1818 i.drv_dsi_tx_edpi_cmd_size CVWL368.lib(drv_dsi_tx.o) + 0x00014f14 0x00014f14 0x00000004 Code RO 1820 i.drv_dsi_tx_get_cmd_status CVWL368.lib(drv_dsi_tx.o) + 0x00014f18 0x00014f18 0x00000004 Code RO 1822 i.drv_dsi_tx_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014f1c 0x00014f1c 0x00000018 Code RO 1823 i.drv_dsi_tx_phy_clock_lane_auto_lp CVWL368.lib(drv_dsi_tx.o) + 0x00014f34 0x00014f34 0x0000001a Code RO 1824 i.drv_dsi_tx_phy_clock_lane_req_hs CVWL368.lib(drv_dsi_tx.o) + 0x00014f4e 0x00014f4e 0x0000000c Code RO 1826 i.drv_dsi_tx_phy_lane_mode CVWL368.lib(drv_dsi_tx.o) + 0x00014f5a 0x00014f5a 0x00000064 Code RO 1830 i.drv_dsi_tx_phy_status_ready CVWL368.lib(drv_dsi_tx.o) + 0x00014fbe 0x00014fbe 0x0000003e Code RO 1831 i.drv_dsi_tx_phy_status_stopstate CVWL368.lib(drv_dsi_tx.o) + 0x00014ffc 0x00014ffc 0x00000134 Code RO 1833 i.drv_dsi_tx_phy_test_setup CVWL368.lib(drv_dsi_tx.o) + 0x00015130 0x00015130 0x0000001e Code RO 1834 i.drv_dsi_tx_phy_time_cfg CVWL368.lib(drv_dsi_tx.o) + 0x0001514e 0x0001514e 0x00000008 Code RO 1838 i.drv_dsi_tx_powerup CVWL368.lib(drv_dsi_tx.o) + 0x00015156 0x00015156 0x0000001c Code RO 1839 i.drv_dsi_tx_response_mode CVWL368.lib(drv_dsi_tx.o) + 0x00015172 0x00015172 0x00000018 Code RO 1842 i.drv_dsi_tx_set_bta_ack CVWL368.lib(drv_dsi_tx.o) + 0x0001518a 0x0001518a 0x0000000c Code RO 1843 i.drv_dsi_tx_set_esc_div CVWL368.lib(drv_dsi_tx.o) + 0x00015196 0x00015196 0x00000002 PAD + 0x00015198 0x00015198 0x00000040 Code RO 1844 i.drv_dsi_tx_set_int CVWL368.lib(drv_dsi_tx.o) + 0x000151d8 0x000151d8 0x00000010 Code RO 1845 i.drv_dsi_tx_set_time_out_div CVWL368.lib(drv_dsi_tx.o) + 0x000151e8 0x000151e8 0x00000008 Code RO 1846 i.drv_dsi_tx_set_video_chunk CVWL368.lib(drv_dsi_tx.o) + 0x000151f0 0x000151f0 0x00000022 Code RO 1847 i.drv_dsi_tx_set_video_timing CVWL368.lib(drv_dsi_tx.o) + 0x00015212 0x00015212 0x00000008 Code RO 1849 i.drv_dsi_tx_shutdown CVWL368.lib(drv_dsi_tx.o) + 0x0001521a 0x0001521a 0x00000026 Code RO 1850 i.drv_dsi_tx_timeout_cfg CVWL368.lib(drv_dsi_tx.o) + 0x00015240 0x00015240 0x000000aa Code RO 1853 i.drv_dsi_tx_video_mode_cfg CVWL368.lib(drv_dsi_tx.o) + 0x000152ea 0x000152ea 0x00000016 Code RO 1854 i.drv_dsi_tx_video_mode_disable_hact_cmd CVWL368.lib(drv_dsi_tx.o) + 0x00015300 0x00015300 0x00000018 Code RO 1855 i.drv_dsi_tx_video_mode_set_lp_cmd CVWL368.lib(drv_dsi_tx.o) + 0x00015318 0x00015318 0x0000002e Code RO 2254 i.drv_efuse_enter_inactive CVWL368.lib(drv_efuse.o) + 0x00015346 0x00015346 0x0000000c Code RO 2257 i.drv_efuse_int_enable CVWL368.lib(drv_efuse.o) + 0x00015352 0x00015352 0x00000032 Code RO 2258 i.drv_efuse_read CVWL368.lib(drv_efuse.o) + 0x00015384 0x00015384 0x00000018 Code RO 2259 i.drv_efuse_read_req CVWL368.lib(drv_efuse.o) + 0x0001539c 0x0001539c 0x00000018 Code RO 1339 i.drv_gpio_get_input_data CVWL368.lib(drv_gpio.o) + 0x000153b4 0x000153b4 0x0000000c Code RO 1341 i.drv_gpio_register_ap_reset_callback CVWL368.lib(drv_gpio.o) + 0x000153c0 0x000153c0 0x00000014 Code RO 1342 i.drv_gpio_register_callback CVWL368.lib(drv_gpio.o) + 0x000153d4 0x000153d4 0x00000050 Code RO 1344 i.drv_gpio_set_int CVWL368.lib(drv_gpio.o) + 0x00015424 0x00015424 0x00000020 Code RO 1345 i.drv_gpio_set_ioe CVWL368.lib(drv_gpio.o) + 0x00015444 0x00015444 0x00000010 Code RO 1346 i.drv_gpio_set_mode0 CVWL368.lib(drv_gpio.o) + 0x00015454 0x00015454 0x00000010 Code RO 1347 i.drv_gpio_set_mode1 CVWL368.lib(drv_gpio.o) + 0x00015464 0x00015464 0x00000010 Code RO 1348 i.drv_gpio_set_mode2 CVWL368.lib(drv_gpio.o) + 0x00015474 0x00015474 0x00000010 Code RO 1349 i.drv_gpio_set_mode3 CVWL368.lib(drv_gpio.o) + 0x00015484 0x00015484 0x00000020 Code RO 630 i.drv_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x000154a4 0x000154a4 0x00000130 Code RO 1350 i.drv_gpio_set_pull_state CVWL368.lib(drv_gpio.o) + 0x000155d4 0x000155d4 0x0000000c Code RO 1442 i.drv_i2c0_set_callback CVWL368.lib(drv_i2c_slave.o) + 0x000155e0 0x000155e0 0x0000000c Code RO 1408 i.drv_i2c1_set_callback CVWL368.lib(drv_i2c_master.o) + 0x000155ec 0x000155ec 0x00000034 Code RO 1382 i.drv_i2c_dma_callback CVWL368.lib(drv_i2c_dma.o) + 0x00015620 0x00015620 0x000000ac Code RO 1383 i.drv_i2c_dma_init CVWL368.lib(drv_i2c_dma.o) + 0x000156cc 0x000156cc 0x0000001a Code RO 1384 i.drv_i2c_enable_rx_dma CVWL368.lib(drv_i2c_dma.o) + 0x000156e6 0x000156e6 0x00000018 Code RO 1385 i.drv_i2c_enable_tx_dma CVWL368.lib(drv_i2c_dma.o) + 0x000156fe 0x000156fe 0x00000002 PAD + 0x00015700 0x00015700 0x00000060 Code RO 1410 i.drv_i2c_m_clear_it_pending_bit CVWL368.lib(drv_i2c_master.o) + 0x00015760 0x00015760 0x00000010 Code RO 1413 i.drv_i2c_m_enable CVWL368.lib(drv_i2c_master.o) + 0x00015770 0x00015770 0x00000038 Code RO 1414 i.drv_i2c_m_enable_intr CVWL368.lib(drv_i2c_master.o) + 0x000157a8 0x000157a8 0x0000008c Code RO 1420 i.drv_i2c_master_init CVWL368.lib(drv_i2c_master.o) + 0x00015834 0x00015834 0x0000005c Code RO 1386 i.drv_i2c_master_read_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015890 0x00015890 0x0000003c Code RO 1387 i.drv_i2c_master_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x000158cc 0x000158cc 0x0000003e Code RO 1388 i.drv_i2c_master_write_read_cmd CVWL368.lib(drv_i2c_dma.o) + 0x0001590a 0x0001590a 0x00000042 Code RO 1443 i.drv_i2c_s_clear_it_pending_bit CVWL368.lib(drv_i2c_slave.o) + 0x0001594c 0x0001594c 0x00000004 Code RO 1444 i.drv_i2c_s_config_intr CVWL368.lib(drv_i2c_slave.o) + 0x00015950 0x00015950 0x00000008 Code RO 1445 i.drv_i2c_s_enable CVWL368.lib(drv_i2c_slave.o) + 0x00015958 0x00015958 0x00000014 Code RO 1446 i.drv_i2c_s_get_fifo_status CVWL368.lib(drv_i2c_slave.o) + 0x0001596c 0x0001596c 0x00000050 Code RO 1449 i.drv_i2c_s_set_intr CVWL368.lib(drv_i2c_slave.o) + 0x000159bc 0x000159bc 0x0000001c Code RO 1450 i.drv_i2c_s_write_data CVWL368.lib(drv_i2c_slave.o) + 0x000159d8 0x000159d8 0x00000058 Code RO 1389 i.drv_i2c_set_dma_irq_callback CVWL368.lib(drv_i2c_dma.o) + 0x00015a30 0x00015a30 0x00000032 Code RO 1451 i.drv_i2c_slave_init CVWL368.lib(drv_i2c_slave.o) + 0x00015a62 0x00015a62 0x00000002 PAD + 0x00015a64 0x00015a64 0x00000018 Code RO 1390 i.drv_i2c_slave_write_dma CVWL368.lib(drv_i2c_dma.o) + 0x00015a7c 0x00015a7c 0x00000018 Code RO 1922 i.drv_lcdc_config_bypass CVWL368.lib(drv_lcdc.o) + 0x00015a94 0x00015a94 0x00000030 Code RO 1923 i.drv_lcdc_config_ccm CVWL368.lib(drv_lcdc.o) + 0x00015ac4 0x00015ac4 0x00000016 Code RO 1924 i.drv_lcdc_config_disp_mode CVWL368.lib(drv_lcdc.o) + 0x00015ada 0x00015ada 0x00000024 Code RO 1925 i.drv_lcdc_config_dpi_polarity CVWL368.lib(drv_lcdc.o) + 0x00015afe 0x00015afe 0x00000026 Code RO 1926 i.drv_lcdc_config_dpi_timing CVWL368.lib(drv_lcdc.o) + 0x00015b24 0x00015b24 0x00000016 Code RO 1927 i.drv_lcdc_config_edpi_mode CVWL368.lib(drv_lcdc.o) + 0x00015b3a 0x00015b3a 0x00000016 Code RO 1928 i.drv_lcdc_config_endianness CVWL368.lib(drv_lcdc.o) + 0x00015b50 0x00015b50 0x0000000c Code RO 1929 i.drv_lcdc_config_input_size CVWL368.lib(drv_lcdc.o) + 0x00015b5c 0x00015b5c 0x0000001e Code RO 1930 i.drv_lcdc_config_int CVWL368.lib(drv_lcdc.o) + 0x00015b7a 0x00015b7a 0x00000022 Code RO 1931 i.drv_lcdc_config_int_single CVWL368.lib(drv_lcdc.o) + 0x00015b9c 0x00015b9c 0x00000022 Code RO 1932 i.drv_lcdc_config_overwrite CVWL368.lib(drv_lcdc.o) + 0x00015bbe 0x00015bbe 0x0000000c Code RO 1933 i.drv_lcdc_config_overwrite_rgb CVWL368.lib(drv_lcdc.o) + 0x00015bca 0x00015bca 0x0000001a Code RO 1934 i.drv_lcdc_config_partial_display_area CVWL368.lib(drv_lcdc.o) + 0x00015be4 0x00015be4 0x00000022 Code RO 1935 i.drv_lcdc_config_partial_display_enable CVWL368.lib(drv_lcdc.o) + 0x00015c06 0x00015c06 0x0000001a Code RO 1937 i.drv_lcdc_config_scale_up_coef CVWL368.lib(drv_lcdc.o) + 0x00015c20 0x00015c20 0x0000000c Code RO 1938 i.drv_lcdc_config_scale_up_step CVWL368.lib(drv_lcdc.o) + 0x00015c2c 0x00015c2c 0x0000004c Code RO 1939 i.drv_lcdc_config_src_parameter CVWL368.lib(drv_lcdc.o) + 0x00015c78 0x00015c78 0x00000006 Code RO 1940 i.drv_lcdc_config_thresh CVWL368.lib(drv_lcdc.o) + 0x00015c7e 0x00015c7e 0x00000012 Code RO 1941 i.drv_lcdc_ctrl_flow CVWL368.lib(drv_lcdc.o) + 0x00015c90 0x00015c90 0x00000020 Code RO 1943 i.drv_lcdc_enable_shadow_reg CVWL368.lib(drv_lcdc.o) + 0x00015cb0 0x00015cb0 0x00000040 Code RO 1944 i.drv_lcdc_set_int CVWL368.lib(drv_lcdc.o) + 0x00015cf0 0x00015cf0 0x00000014 Code RO 1946 i.drv_lcdc_set_video_hw_mode CVWL368.lib(drv_lcdc.o) + 0x00015d04 0x00015d04 0x00000020 Code RO 1947 i.drv_lcdc_start CVWL368.lib(drv_lcdc.o) + 0x00015d24 0x00015d24 0x0000000c Code RO 1981 i.drv_memc_clear_status CVWL368.lib(drv_memc.o) + 0x00015d30 0x00015d30 0x00000040 Code RO 1982 i.drv_memc_enable_irq CVWL368.lib(drv_memc.o) + 0x00015d70 0x00015d70 0x0000000c Code RO 1983 i.drv_memc_gen_a_tear_signal CVWL368.lib(drv_memc.o) + 0x00015d7c 0x00015d7c 0x00000012 Code RO 1984 i.drv_memc_get_status CVWL368.lib(drv_memc.o) + 0x00015d8e 0x00015d8e 0x00000010 Code RO 1985 i.drv_memc_rate_transfer_sel CVWL368.lib(drv_memc.o) + 0x00015d9e 0x00015d9e 0x0000000e Code RO 1986 i.drv_memc_sel_vsync CVWL368.lib(drv_memc.o) + 0x00015dac 0x00015dac 0x00000014 Code RO 1987 i.drv_memc_set_active_height CVWL368.lib(drv_memc.o) + 0x00015dc0 0x00015dc0 0x0000000c Code RO 1988 i.drv_memc_set_data_mode CVWL368.lib(drv_memc.o) + 0x00015dcc 0x00015dcc 0x00000010 Code RO 1991 i.drv_memc_set_double_buffer CVWL368.lib(drv_memc.o) + 0x00015ddc 0x00015ddc 0x00000012 Code RO 1992 i.drv_memc_set_double_buffer_reverse CVWL368.lib(drv_memc.o) + 0x00015dee 0x00015dee 0x00000010 Code RO 1994 i.drv_memc_set_fs_en_conditions CVWL368.lib(drv_memc.o) + 0x00015dfe 0x00015dfe 0x00000014 Code RO 1995 i.drv_memc_set_inten CVWL368.lib(drv_memc.o) + 0x00015e12 0x00015e12 0x00000002 PAD + 0x00015e14 0x00015e14 0x00000018 Code RO 1996 i.drv_memc_set_lcdc_st_conditions CVWL368.lib(drv_memc.o) + 0x00015e2c 0x00015e2c 0x0000001a Code RO 1997 i.drv_memc_set_ltpo_mode CVWL368.lib(drv_memc.o) + 0x00015e46 0x00015e46 0x0000000e Code RO 2001 i.drv_memc_set_tear_mode CVWL368.lib(drv_memc.o) + 0x00015e54 0x00015e54 0x00000028 Code RO 2002 i.drv_memc_set_tear_waveform CVWL368.lib(drv_memc.o) + 0x00015e7c 0x00015e7c 0x0000000e Code RO 2004 i.drv_memc_set_vidc_sync_cnt CVWL368.lib(drv_memc.o) + 0x00015e8a 0x00015e8a 0x00000002 PAD + 0x00015e8c 0x00015e8c 0x00000008 Code RO 1468 i.drv_param_init_get_ccm CVWL368.lib(drv_param_init.o) + 0x00015e94 0x00015e94 0x00000014 Code RO 1469 i.drv_param_init_get_scld_filter_h CVWL368.lib(drv_param_init.o) + 0x00015ea8 0x00015ea8 0x00000014 Code RO 1470 i.drv_param_init_get_scld_filter_v CVWL368.lib(drv_param_init.o) + 0x00015ebc 0x00015ebc 0x00000008 Code RO 1471 i.drv_param_init_get_sclu_filter CVWL368.lib(drv_param_init.o) + 0x00015ec4 0x00015ec4 0x00000014 Code RO 1472 i.drv_param_init_set_ccm CVWL368.lib(drv_param_init.o) + 0x00015ed8 0x00015ed8 0x00000024 Code RO 1475 i.drv_param_p2r_filter_init CVWL368.lib(drv_param_init.o) + 0x00015efc 0x00015efc 0x00000010 Code RO 2275 i.drv_phy_enable_calibration CVWL368.lib(drv_phy_common.o) + 0x00015f0c 0x00015f0c 0x0000003c Code RO 2276 i.drv_phy_get_calibration CVWL368.lib(drv_phy_common.o) + 0x00015f48 0x00015f48 0x00000060 Code RO 2277 i.drv_phy_get_pll_para CVWL368.lib(drv_phy_common.o) + 0x00015fa8 0x00015fa8 0x00000054 Code RO 2278 i.drv_phy_get_rate_para CVWL368.lib(drv_phy_common.o) + 0x00015ffc 0x00015ffc 0x00000010 Code RO 2279 i.drv_phy_test_clear CVWL368.lib(drv_phy_common.o) + 0x0001600c 0x0001600c 0x00000018 Code RO 2280 i.drv_phy_test_lock CVWL368.lib(drv_phy_common.o) + 0x00016024 0x00016024 0x00000020 Code RO 2282 i.drv_phy_test_write_1_byte CVWL368.lib(drv_phy_common.o) + 0x00016044 0x00016044 0x00000026 Code RO 2283 i.drv_phy_test_write_2_byte CVWL368.lib(drv_phy_common.o) + 0x0001606a 0x0001606a 0x0000001e Code RO 2284 i.drv_phy_test_write_code CVWL368.lib(drv_phy_common.o) + 0x00016088 0x00016088 0x00000020 Code RO 2285 i.drv_phy_test_write_data CVWL368.lib(drv_phy_common.o) + 0x000160a8 0x000160a8 0x00000020 Code RO 1491 i.drv_pwr_set_cp_mode CVWL368.lib(drv_pwr.o) + 0x000160c8 0x000160c8 0x00000018 Code RO 1493 i.drv_pwr_set_pvd_mode CVWL368.lib(drv_pwr.o) + 0x000160e0 0x000160e0 0x00000038 Code RO 1494 i.drv_pwr_set_system_clk_src CVWL368.lib(drv_pwr.o) + 0x00016118 0x00016118 0x0000000c Code RO 1773 i.drv_rx_phy_test_clear CVWL368.lib(drv_dsi_rx.o) + 0x00016124 0x00016124 0x00000010 Code RO 1774 i.drv_rx_phy_test_lock CVWL368.lib(drv_dsi_rx.o) + 0x00016134 0x00016134 0x00000014 Code RO 1776 i.drv_rx_phy_test_write_1_byte CVWL368.lib(drv_dsi_rx.o) + 0x00016148 0x00016148 0x00000016 Code RO 1777 i.drv_rx_phy_test_write_2_byte CVWL368.lib(drv_dsi_rx.o) + 0x0001615e 0x0001615e 0x0000000a Code RO 2040 i.drv_rxbr_clear_pkt_buffer CVWL368.lib(drv_rxbr.o) + 0x00016168 0x00016168 0x00000004 Code RO 2041 i.drv_rxbr_clear_status0 CVWL368.lib(drv_rxbr.o) + 0x0001616c 0x0001616c 0x0000005a Code RO 2043 i.drv_rxbr_enable_irq CVWL368.lib(drv_rxbr.o) + 0x000161c6 0x000161c6 0x00000002 PAD + 0x000161c8 0x000161c8 0x00000014 Code RO 2044 i.drv_rxbr_frame_drop_cfg CVWL368.lib(drv_rxbr.o) + 0x000161dc 0x000161dc 0x00000064 Code RO 2045 i.drv_rxbr_get_clk CVWL368.lib(drv_rxbr.o) + 0x00016240 0x00016240 0x00000004 Code RO 2046 i.drv_rxbr_get_col_addr CVWL368.lib(drv_rxbr.o) + 0x00016244 0x00016244 0x00000012 Code RO 1653 i.drv_rxbr_get_int_source CVWL368.lib(hal_internal_vsync.o) + 0x00016256 0x00016256 0x00000004 Code RO 2049 i.drv_rxbr_get_page_addr CVWL368.lib(drv_rxbr.o) + 0x0001625a 0x0001625a 0x00000012 Code RO 1654 i.drv_rxbr_get_status0 CVWL368.lib(hal_internal_vsync.o) + 0x0001626c 0x0001626c 0x0000000c Code RO 2051 i.drv_rxbr_hline_rcv0_cfg CVWL368.lib(drv_rxbr.o) + 0x00016278 0x00016278 0x00000008 Code RO 2052 i.drv_rxbr_hline_rcv_cfg CVWL368.lib(drv_rxbr.o) + 0x00016280 0x00016280 0x0000000c Code RO 2053 i.drv_rxbr_register_irq0_callback CVWL368.lib(drv_rxbr.o) + 0x0001628c 0x0001628c 0x0000000c Code RO 2054 i.drv_rxbr_register_irq1_callback CVWL368.lib(drv_rxbr.o) + 0x00016298 0x00016298 0x00000014 Code RO 2055 i.drv_rxbr_set_ack_pkt_header CVWL368.lib(drv_rxbr.o) + 0x000162ac 0x000162ac 0x000000cc Code RO 2056 i.drv_rxbr_set_cmd_filter CVWL368.lib(drv_rxbr.o) + 0x00016378 0x00016378 0x00000014 Code RO 2058 i.drv_rxbr_set_color_format CVWL368.lib(drv_rxbr.o) + 0x0001638c 0x0001638c 0x00000014 Code RO 2060 i.drv_rxbr_set_inten CVWL368.lib(drv_rxbr.o) + 0x000163a0 0x000163a0 0x00000010 Code RO 2061 i.drv_rxbr_set_ltpo_drop_th CVWL368.lib(drv_rxbr.o) + 0x000163b0 0x000163b0 0x00000026 Code RO 2063 i.drv_rxbr_set_usr_cfg CVWL368.lib(drv_rxbr.o) + 0x000163d6 0x000163d6 0x00000008 Code RO 2064 i.drv_rxbr_set_usr_col CVWL368.lib(drv_rxbr.o) + 0x000163de 0x000163de 0x00000008 Code RO 2065 i.drv_rxbr_set_usr_row CVWL368.lib(drv_rxbr.o) + 0x000163e6 0x000163e6 0x00000002 PAD + 0x000163e8 0x000163e8 0x00000020 Code RO 1539 i.drv_spi_m_read_data CVWL368.lib(drv_spi_master.o) + 0x00016408 0x00016408 0x0000001c Code RO 1564 i.drv_swire_enable CVWL368.lib(drv_swire.o) + 0x00016424 0x00016424 0x00000054 Code RO 1567 i.drv_swire_set_int CVWL368.lib(drv_swire.o) + 0x00016478 0x00016478 0x0000001c Code RO 1568 i.drv_swire_set_power_down CVWL368.lib(drv_swire.o) + 0x00016494 0x00016494 0x0000000c Code RO 1583 i.drv_sys_cfg_clear_all_int CVWL368.lib(drv_sys_cfg.o) + 0x000164a0 0x000164a0 0x00000028 Code RO 1584 i.drv_sys_cfg_clear_pending CVWL368.lib(drv_sys_cfg.o) + 0x000164c8 0x000164c8 0x00000018 Code RO 1587 i.drv_sys_cfg_sel_ap_rst_lvl_trig CVWL368.lib(drv_sys_cfg.o) + 0x000164e0 0x000164e0 0x0000001c Code RO 1588 i.drv_sys_cfg_sel_ap_rst_trig CVWL368.lib(drv_sys_cfg.o) + 0x000164fc 0x000164fc 0x00000024 Code RO 1589 i.drv_sys_cfg_sel_gpio_group CVWL368.lib(drv_sys_cfg.o) + 0x00016520 0x00016520 0x00000024 Code RO 1590 i.drv_sys_cfg_sel_int_trig CVWL368.lib(drv_sys_cfg.o) + 0x00016544 0x00016544 0x00000010 Code RO 1592 i.drv_sys_cfg_set_dma_rx_req CVWL368.lib(drv_sys_cfg.o) + 0x00016554 0x00016554 0x00000010 Code RO 1593 i.drv_sys_cfg_set_dma_tx_req CVWL368.lib(drv_sys_cfg.o) + 0x00016564 0x00016564 0x00000024 Code RO 1594 i.drv_sys_cfg_set_int CVWL368.lib(drv_sys_cfg.o) + 0x00016588 0x00016588 0x0000001a Code RO 1617 i.drv_timer_clear_status_flags CVWL368.lib(drv_timer.o) + 0x000165a2 0x000165a2 0x00000020 Code RO 1618 i.drv_timer_enable CVWL368.lib(drv_timer.o) + 0x000165c2 0x000165c2 0x00000002 PAD + 0x000165c4 0x000165c4 0x00000010 Code RO 1619 i.drv_timer_get_instance CVWL368.lib(drv_timer.o) + 0x000165d4 0x000165d4 0x00000010 Code RO 1620 i.drv_timer_get_prescaler CVWL368.lib(drv_timer.o) + 0x000165e4 0x000165e4 0x00000044 Code RO 1622 i.drv_timer_handle_interrupt CVWL368.lib(drv_timer.o) + 0x00016628 0x00016628 0x00000014 Code RO 1623 i.drv_timer_register_callback CVWL368.lib(drv_timer.o) + 0x0001663c 0x0001663c 0x00000010 Code RO 1624 i.drv_timer_set_compare_val CVWL368.lib(drv_timer.o) + 0x0001664c 0x0001664c 0x00000054 Code RO 1625 i.drv_timer_set_int CVWL368.lib(drv_timer.o) + 0x000166a0 0x000166a0 0x00000028 Code RO 1626 i.drv_timer_set_prescaler CVWL368.lib(drv_timer.o) + 0x000166c8 0x000166c8 0x00000010 Code RO 1627 i.drv_timer_set_repeat CVWL368.lib(drv_timer.o) + 0x000166d8 0x000166d8 0x0000000a Code RO 1856 i.drv_tx_phy_test_clear CVWL368.lib(drv_dsi_tx.o) + 0x000166e2 0x000166e2 0x0000001c Code RO 1857 i.drv_tx_phy_test_enter CVWL368.lib(drv_dsi_tx.o) + 0x000166fe 0x000166fe 0x0000001c Code RO 1858 i.drv_tx_phy_test_exit CVWL368.lib(drv_dsi_tx.o) + 0x0001671a 0x0001671a 0x00000012 Code RO 1860 i.drv_tx_phy_test_write_1_byte CVWL368.lib(drv_dsi_tx.o) + 0x0001672c 0x0001672c 0x00000014 Code RO 1861 i.drv_tx_phy_test_write_2_byte CVWL368.lib(drv_dsi_tx.o) + 0x00016740 0x00016740 0x00000010 Code RO 1862 i.drv_tx_phy_test_write_code CVWL368.lib(drv_dsi_tx.o) + 0x00016750 0x00016750 0x00000008 Code RO 2104 i.drv_vidc_clear_irq CVWL368.lib(drv_vidc.o) + 0x00016758 0x00016758 0x00000018 Code RO 2108 i.drv_vidc_enable CVWL368.lib(drv_vidc.o) + 0x00016770 0x00016770 0x00000040 Code RO 2109 i.drv_vidc_enable_irq CVWL368.lib(drv_vidc.o) + 0x000167b0 0x000167b0 0x00000012 Code RO 2111 i.drv_vidc_get_irq_status CVWL368.lib(drv_vidc.o) + 0x000167c2 0x000167c2 0x00000002 PAD + 0x000167c4 0x000167c4 0x00000028 Code RO 2115 i.drv_vidc_init_module_enable CVWL368.lib(drv_vidc.o) + 0x000167ec 0x000167ec 0x0000000c Code RO 2116 i.drv_vidc_register_callback CVWL368.lib(drv_vidc.o) + 0x000167f8 0x000167f8 0x00000006 Code RO 2117 i.drv_vidc_reset CVWL368.lib(drv_vidc.o) + 0x000167fe 0x000167fe 0x0000003c Code RO 2119 i.drv_vidc_set_dst_parameter CVWL368.lib(drv_vidc.o) + 0x0001683a 0x0001683a 0x00000014 Code RO 2123 i.drv_vidc_set_irqen CVWL368.lib(drv_vidc.o) + 0x0001684e 0x0001684e 0x00000010 Code RO 2124 i.drv_vidc_set_mirror CVWL368.lib(drv_vidc.o) + 0x0001685e 0x0001685e 0x00000008 Code RO 2127 i.drv_vidc_set_p2r_hcoef0 CVWL368.lib(drv_vidc.o) + 0x00016866 0x00016866 0x00000026 Code RO 2128 i.drv_vidc_set_p2r_hinitb CVWL368.lib(drv_vidc.o) + 0x0001688c 0x0001688c 0x00000026 Code RO 2129 i.drv_vidc_set_p2r_hinitr CVWL368.lib(drv_vidc.o) + 0x000168b2 0x000168b2 0x00000002 PAD + 0x000168b4 0x000168b4 0x00000018 Code RO 2130 i.drv_vidc_set_pentile_swap CVWL368.lib(drv_vidc.o) + 0x000168cc 0x000168cc 0x0000000a Code RO 2131 i.drv_vidc_set_pu_ctrl CVWL368.lib(drv_vidc.o) + 0x000168d6 0x000168d6 0x00000010 Code RO 2132 i.drv_vidc_set_rotation CVWL368.lib(drv_vidc.o) + 0x000168e6 0x000168e6 0x0000000a Code RO 2133 i.drv_vidc_set_scld_hcoef0 CVWL368.lib(drv_vidc.o) + 0x000168f0 0x000168f0 0x0000000a Code RO 2134 i.drv_vidc_set_scld_hcoef1 CVWL368.lib(drv_vidc.o) + 0x000168fa 0x000168fa 0x00000012 Code RO 2135 i.drv_vidc_set_scld_step CVWL368.lib(drv_vidc.o) + 0x0001690c 0x0001690c 0x0000000a Code RO 2136 i.drv_vidc_set_scld_vcoef0 CVWL368.lib(drv_vidc.o) + 0x00016916 0x00016916 0x0000000a Code RO 2137 i.drv_vidc_set_scld_vcoef1 CVWL368.lib(drv_vidc.o) + 0x00016920 0x00016920 0x00000016 Code RO 2138 i.drv_vidc_set_src_parameter CVWL368.lib(drv_vidc.o) + 0x00016936 0x00016936 0x00000002 PAD + 0x00016938 0x00016938 0x00000010 Code RO 2553 i.drv_wdg_clear_counter CVWL368.lib(drv_wdg.o) + 0x00016948 0x00016948 0x00000010 Code RO 2554 i.drv_wdg_clear_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016958 0x00016958 0x00000010 Code RO 2557 i.drv_wdg_read_edge_flag CVWL368.lib(drv_wdg.o) + 0x00016968 0x00016968 0x00000040 Code RO 2560 i.drv_wdg_set_int CVWL368.lib(drv_wdg.o) + 0x000169a8 0x000169a8 0x0000000a Code RO 1251 i.fls_clr_interrupt_flag CVWL368.lib(drv_fls.o) + 0x000169b2 0x000169b2 0x00000014 Code RO 839 i.fputc CVWL368.lib(tau_log.o) + 0x000169c6 0x000169c6 0x00000002 PAD + 0x000169c8 0x000169c8 0x00000034 Code RO 433 i.hal_dsi_rx_ctrl_create_handle CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000169fc 0x000169fc 0x0000009c Code RO 435 i.hal_dsi_rx_ctrl_deinit CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016a98 0x00016a98 0x00000084 Code RO 437 i.hal_dsi_rx_ctrl_dsc_async_handler CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016b1c 0x00016b1c 0x00000028 Code RO 439 i.hal_dsi_rx_ctrl_gen_a_tear_signal CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016b44 0x00016b44 0x00000028 Code RO 441 i.hal_dsi_rx_ctrl_get_max_ret_size CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016b6c 0x00016b6c 0x00000060 Code RO 443 i.hal_dsi_rx_ctrl_init CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016bcc 0x00016bcc 0x000001a4 Code RO 444 i.hal_dsi_rx_ctrl_init_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016d70 0x00016d70 0x000000d8 Code RO 445 i.hal_dsi_rx_ctrl_init_dsi_rx CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016e48 0x00016e48 0x00000158 Code RO 446 i.hal_dsi_rx_ctrl_init_memc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00016fa0 0x00016fa0 0x00000148 Code RO 447 i.hal_dsi_rx_ctrl_init_rxbr CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000170e8 0x000170e8 0x0000022c Code RO 448 i.hal_dsi_rx_ctrl_init_vidc CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017314 0x00017314 0x000000f0 Code RO 452 i.hal_dsi_rx_ctrl_send_ack_cmd CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017404 0x00017404 0x00000034 Code RO 456 i.hal_dsi_rx_ctrl_set_cus_sync_line CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017438 0x00017438 0x00000038 Code RO 460 i.hal_dsi_rx_ctrl_set_ipi_cfg CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017470 0x00017470 0x00000072 Code RO 465 i.hal_dsi_rx_ctrl_set_rxbr_clk CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000174e2 0x000174e2 0x00000002 PAD + 0x000174e4 0x000174e4 0x00000034 Code RO 466 i.hal_dsi_rx_ctrl_set_sw_tear_mode CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017518 0x00017518 0x0000000e Code RO 468 i.hal_dsi_rx_ctrl_set_tear_mode_ex CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017526 0x00017526 0x00000002 PAD + 0x00017528 0x00017528 0x0000003c Code RO 469 i.hal_dsi_rx_ctrl_start CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00017564 0x00017564 0x0000003c Code RO 470 i.hal_dsi_rx_ctrl_stop CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000175a0 0x000175a0 0x00000020 Code RO 472 i.hal_dsi_rx_ctrl_toggle_resolution CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x000175c0 0x000175c0 0x00000190 Code RO 526 i.hal_dsi_tx_calc_video_chunks CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017750 0x00017750 0x00000034 Code RO 527 i.hal_dsi_tx_config_params_for_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017784 0x00017784 0x00000450 Code RO 528 i.hal_dsi_tx_count_lane_rate CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017bd4 0x00017bd4 0x0000002c Code RO 531 i.hal_dsi_tx_ctrl_create_handle CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c00 0x00017c00 0x00000084 Code RO 532 i.hal_dsi_tx_ctrl_deinit CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017c84 0x00017c84 0x0000004c Code RO 536 i.hal_dsi_tx_ctrl_enter_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017cd0 0x00017cd0 0x00000028 Code RO 538 i.hal_dsi_tx_ctrl_exit_init_panel_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017cf8 0x00017cf8 0x000000a4 Code RO 540 i.hal_dsi_tx_ctrl_init CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017d9c 0x00017d9c 0x00000024 Code RO 541 i.hal_dsi_tx_ctrl_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017dc0 0x00017dc0 0x0000000c Code RO 542 i.hal_dsi_tx_ctrl_panel_reset_pin CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017dcc 0x00017dcc 0x00000020 Code RO 545 i.hal_dsi_tx_ctrl_set_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017dec 0x00017dec 0x00000014 Code RO 551 i.hal_dsi_tx_ctrl_set_overwrite_rgb CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e00 0x00017e00 0x00000010 Code RO 552 i.hal_dsi_tx_ctrl_set_partial_disp CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e10 0x00017e10 0x00000024 Code RO 553 i.hal_dsi_tx_ctrl_set_partial_disp_area CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017e34 0x00017e34 0x0000009c Code RO 556 i.hal_dsi_tx_ctrl_start CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017ed0 0x00017ed0 0x00000044 Code RO 557 i.hal_dsi_tx_ctrl_stop CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017f14 0x00017f14 0x000000d8 Code RO 558 i.hal_dsi_tx_ctrl_write_array_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00017fec 0x00017fec 0x000000b0 Code RO 559 i.hal_dsi_tx_ctrl_write_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001809c 0x0001809c 0x00000044 Code RO 560 i.hal_dsi_tx_init_data_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000180e0 0x000180e0 0x00000030 Code RO 561 i.hal_dsi_tx_init_dpi_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018110 0x00018110 0x00000020 Code RO 562 i.hal_dsi_tx_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018130 0x00018130 0x00000020 Code RO 563 i.hal_dsi_tx_init_phy_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018150 0x00018150 0x00000094 Code RO 564 i.hal_dsi_tx_init_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000181e4 0x000181e4 0x00000058 Code RO 565 i.hal_dsi_tx_init_video_mode CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001823c 0x0001823c 0x00000044 Code RO 566 i.hal_dsi_tx_send_cmd CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00018280 0x00018280 0x00000018 Code RO 631 i.hal_gpio_ctrl_eint CVWL368.lib(hal_gpio.o) + 0x00018298 0x00018298 0x00000012 Code RO 632 i.hal_gpio_get_input_data CVWL368.lib(hal_gpio.o) + 0x000182aa 0x000182aa 0x00000002 PAD + 0x000182ac 0x000182ac 0x00000040 Code RO 635 i.hal_gpio_init_eint CVWL368.lib(hal_gpio.o) + 0x000182ec 0x000182ec 0x00000020 Code RO 636 i.hal_gpio_init_input CVWL368.lib(hal_gpio.o) + 0x0001830c 0x0001830c 0x00000028 Code RO 637 i.hal_gpio_init_output CVWL368.lib(hal_gpio.o) + 0x00018334 0x00018334 0x00000018 Code RO 638 i.hal_gpio_reg_eint_cb CVWL368.lib(hal_gpio.o) + 0x0001834c 0x0001834c 0x00000050 Code RO 639 i.hal_gpio_set_ap_reset_int CVWL368.lib(hal_gpio.o) + 0x0001839c 0x0001839c 0x00000060 Code RO 641 i.hal_gpio_set_mode CVWL368.lib(hal_gpio.o) + 0x000183fc 0x000183fc 0x00000008 Code RO 642 i.hal_gpio_set_output_data CVWL368.lib(hal_gpio.o) + 0x00018404 0x00018404 0x00000020 Code RO 644 i.hal_gpio_set_pull_state CVWL368.lib(hal_gpio.o) + 0x00018424 0x00018424 0x0000006c Code RO 670 i.hal_i2c_m_dma_init CVWL368.lib(hal_i2c_master.o) + 0x00018490 0x00018490 0x00000020 Code RO 671 i.hal_i2c_m_dma_read CVWL368.lib(hal_i2c_master.o) + 0x000184b0 0x000184b0 0x0000001c Code RO 672 i.hal_i2c_m_dma_write CVWL368.lib(hal_i2c_master.o) + 0x000184cc 0x000184cc 0x0000000c Code RO 674 i.hal_i2c_m_transfer_complate CVWL368.lib(hal_i2c_master.o) + 0x000184d8 0x000184d8 0x00000020 Code RO 675 i.hal_i2c_master_irq_callback CVWL368.lib(hal_i2c_master.o) + 0x000184f8 0x000184f8 0x00000010 Code RO 689 i.hal_i2c_s_dma_user_callback CVWL368.lib(hal_i2c_slave.o) + 0x00018508 0x00018508 0x0000004c Code RO 690 i.hal_i2c_s_dma_write CVWL368.lib(hal_i2c_slave.o) + 0x00018554 0x00018554 0x000000c8 Code RO 692 i.hal_i2c_s_init CVWL368.lib(hal_i2c_slave.o) + 0x0001861c 0x0001861c 0x00000014 Code RO 693 i.hal_i2c_s_nonblocking_read CVWL368.lib(hal_i2c_slave.o) + 0x00018630 0x00018630 0x0000000c Code RO 701 i.hal_i2c_s_set_transfer CVWL368.lib(hal_i2c_slave.o) + 0x0001863c 0x0001863c 0x00000174 Code RO 704 i.hal_i2c_slave_irq_callback CVWL368.lib(hal_i2c_slave.o) + 0x000187b0 0x000187b0 0x000000fc Code RO 1655 i.hal_internal_init_memc CVWL368.lib(hal_internal_vsync.o) + 0x000188ac 0x000188ac 0x00000010 Code RO 1657 i.hal_internal_sync_get_fb_setting CVWL368.lib(hal_internal_vsync.o) + 0x000188bc 0x000188bc 0x00000010 Code RO 1658 i.hal_internal_sync_get_hight_performan_mode CVWL368.lib(hal_internal_vsync.o) + 0x000188cc 0x000188cc 0x0000022c Code RO 1659 i.hal_internal_sync_input_resolution_change CVWL368.lib(hal_internal_vsync.o) + 0x00018af8 0x00018af8 0x00000010 Code RO 1662 i.hal_internal_update_dpi_param CVWL368.lib(hal_internal_vsync.o) + 0x00018b08 0x00018b08 0x0000010c Code RO 1663 i.hal_internal_video_mode_auto_sync CVWL368.lib(hal_internal_vsync.o) + 0x00018c14 0x00018c14 0x00000028 Code RO 1664 i.hal_internal_vsync_deinit CVWL368.lib(hal_internal_vsync.o) + 0x00018c3c 0x00018c3c 0x0000000c Code RO 1665 i.hal_internal_vsync_get_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018c48 0x00018c48 0x00000018 Code RO 1666 i.hal_internal_vsync_get_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018c60 0x00018c60 0x0000000c Code RO 1667 i.hal_internal_vsync_get_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00018c6c 0x00018c6c 0x0000000c Code RO 1668 i.hal_internal_vsync_get_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018c78 0x00018c78 0x00000118 Code RO 1669 i.hal_internal_vsync_init_rx CVWL368.lib(hal_internal_vsync.o) + 0x00018d90 0x00018d90 0x000000b0 Code RO 1670 i.hal_internal_vsync_init_tx CVWL368.lib(hal_internal_vsync.o) + 0x00018e40 0x00018e40 0x0000011c Code RO 1671 i.hal_internal_vsync_set_auto_hw_filter CVWL368.lib(hal_internal_vsync.o) + 0x00018f5c 0x00018f5c 0x00000014 Code RO 1673 i.hal_internal_vsync_set_rx_state CVWL368.lib(hal_internal_vsync.o) + 0x00018f70 0x00018f70 0x00000024 Code RO 1674 i.hal_internal_vsync_set_sync_line CVWL368.lib(hal_internal_vsync.o) + 0x00018f94 0x00018f94 0x00000050 Code RO 1675 i.hal_internal_vsync_set_tear_mode CVWL368.lib(hal_internal_vsync.o) + 0x00018fe4 0x00018fe4 0x00000080 Code RO 1676 i.hal_internal_vsync_set_tx_state CVWL368.lib(hal_internal_vsync.o) + 0x00019064 0x00019064 0x00000024 Code RO 567 i.hal_lcdc_config_ccm CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019088 0x00019088 0x00000058 Code RO 568 i.hal_lcdc_config_remains CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190e0 0x000190e0 0x00000014 Code RO 569 i.hal_lcdc_config_rgb_to_pentile CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x000190f4 0x000190f4 0x00000164 Code RO 570 i.hal_lcdc_config_upscaler CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019258 0x00019258 0x00000040 Code RO 571 i.hal_lcdc_init_cfg CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019298 0x00019298 0x000001b0 Code RO 572 i.hal_lcdc_init_clk CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019448 0x00019448 0x00000040 Code RO 573 i.hal_lcdc_init_interrupt CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00019488 0x00019488 0x0000000e Code RO 729 i.hal_spi_m_clear_rxfifo CVWL368.lib(hal_spi_master.o) + 0x00019496 0x00019496 0x00000012 Code RO 753 i.hal_swire_deinit CVWL368.lib(hal_swire.o) + 0x000194a8 0x000194a8 0x00000016 Code RO 755 i.hal_swire_open CVWL368.lib(hal_swire.o) + 0x000194be 0x000194be 0x00000008 Code RO 770 i.hal_system_enable_systick CVWL368.lib(hal_system.o) + 0x000194c6 0x000194c6 0x00000002 PAD + 0x000194c8 0x000194c8 0x00000088 Code RO 778 i.hal_system_init CVWL368.lib(hal_system.o) + 0x00019550 0x00019550 0x0000001c Code RO 779 i.hal_system_init_console CVWL368.lib(hal_system.o) + 0x0001956c 0x0001956c 0x00000008 Code RO 782 i.hal_system_set_phy_calibration CVWL368.lib(hal_system.o) + 0x00019574 0x00019574 0x00000008 Code RO 783 i.hal_system_set_pvd CVWL368.lib(hal_system.o) + 0x0001957c 0x0001957c 0x00000008 Code RO 784 i.hal_system_set_vcc CVWL368.lib(hal_system.o) + 0x00019584 0x00019584 0x0000002e Code RO 811 i.hal_timer_deinit CVWL368.lib(hal_timer.o) + 0x000195b2 0x000195b2 0x0000001a Code RO 813 i.hal_timer_init CVWL368.lib(hal_timer.o) + 0x000195cc 0x000195cc 0x00000048 Code RO 815 i.hal_timer_start CVWL368.lib(hal_timer.o) + 0x00019614 0x00019614 0x00000028 Code RO 817 i.hal_timer_stop CVWL368.lib(hal_timer.o) + 0x0001963c 0x0001963c 0x0000008c Code RO 976 i.hal_uart_init CVWL368.lib(hal_uart.o) + 0x000196c8 0x000196c8 0x00000010 Code RO 979 i.hal_uart_transmit_blocking CVWL368.lib(hal_uart.o) + 0x000196d8 0x000196d8 0x00000110 Code RO 2214 i.handle_init CVWL368.lib(irq_redirect .o) + 0x000197e8 0x000197e8 0x00000070 Code RO 112 i.init_mipi_tx ap_demo.o + 0x00019858 0x00019858 0x000000bc Code RO 113 i.init_panel ap_demo.o + 0x00019914 0x00019914 0x0000000a Code RO 3 i.main main.o + 0x0001991e 0x0001991e 0x00000002 PAD + 0x00019920 0x00019920 0x00000088 Code RO 114 i.open_mipi_rx ap_demo.o + 0x000199a8 0x000199a8 0x00000068 Code RO 115 i.pps_update_handle ap_demo.o + 0x00019a10 0x00019a10 0x000003f4 Code RO 1680 i.rx_get_dcs_packet_data CVWL368.lib(hal_internal_vsync.o) + 0x00019e04 0x00019e04 0x00000178 Code RO 1681 i.rx_partial_update CVWL368.lib(hal_internal_vsync.o) + 0x00019f7c 0x00019f7c 0x0000008c Code RO 1682 i.rx_receive_packet CVWL368.lib(hal_internal_vsync.o) + 0x0001a008 0x0001a008 0x00000180 Code RO 1683 i.rx_receive_pps CVWL368.lib(hal_internal_vsync.o) + 0x0001a188 0x0001a188 0x000000a4 Code RO 1684 i.rxbr_irq0_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a22c 0x0001a22c 0x000001d4 Code RO 1685 i.rxbr_irq1_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a400 0x0001a400 0x00000090 Code RO 116 i.set_tear_on ap_demo.o + 0x0001a490 0x0001a490 0x000000c4 Code RO 1686 i.soft_gen_te CVWL368.lib(hal_internal_vsync.o) + 0x0001a554 0x0001a554 0x000000c0 Code RO 1687 i.soft_gen_te_double_buffer CVWL368.lib(hal_internal_vsync.o) + 0x0001a614 0x0001a614 0x0000004c Code RO 117 i.soft_timer3_cb ap_demo.o + 0x0001a660 0x0001a660 0x00000048 Code RO 2580 i.sqrt m_ps.l(sqrt.o) + 0x0001a6a8 0x0001a6a8 0x00000108 Code RO 1688 i.vidc_callback CVWL368.lib(hal_internal_vsync.o) + 0x0001a7b0 0x0001a7b0 0x000000d0 Code RO 1689 i.vpre_err_reset CVWL368.lib(hal_internal_vsync.o) + 0x0001a880 0x0001a880 0x000001cc Code RO 1690 i.vsync_set_te_mode CVWL368.lib(hal_internal_vsync.o) + 0x0001aa4c 0x0001aa4c 0x00002767 Data RO 119 .constdata ap_demo.o + 0x0001d1b3 0x0001d1b3 0x00000001 PAD + 0x0001d1b4 0x0001d1b4 0x00000024 Data RO 575 .constdata CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001d1d8 0x0001d1d8 0x000000d2 Data RO 647 .constdata CVWL368.lib(hal_gpio.o) + 0x0001d2aa 0x0001d2aa 0x00000002 PAD + 0x0001d2ac 0x0001d2ac 0x00000020 Data RO 705 .constdata CVWL368.lib(hal_i2c_slave.o) + 0x0001d2cc 0x0001d2cc 0x00001fee Data RO 852 .constdata WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x0001f2ba 0x0001f2ba 0x00000001 Data RO 867 .constdata WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x0001f2bb 0x0001f2bb 0x00000001 PAD + 0x0001f2bc 0x0001f2bc 0x00000008 Data RO 1476 .constdata CVWL368.lib(drv_param_init.o) + 0x0001f2c4 0x0001f2c4 0x00000186 Data RO 2286 .constdata CVWL368.lib(drv_phy_common.o) + 0x0001f44a 0x0001f44a 0x00000002 PAD + 0x0001f44c 0x0001f44c 0x00000048 Data RO 475 .conststring CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x0001f494 0x0001f494 0x00000043 Data RO 576 .conststring CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x0001f4d7 0x0001f4d7 0x00000001 PAD + 0x0001f4d8 0x0001f4d8 0x00000134 Data RO 1692 .conststring CVWL368.lib(hal_internal_vsync.o) + 0x0001f60c 0x0001f60c 0x00000030 Data RO 2942 Region$$Table anon$$obj.o + + + Execution Region RW_RAM1 (Exec base: 0x00070000, Load base: 0x0001f63c, Size: 0x00000000, Max: 0x000000f0, ABSOLUTE) + + **** No section assigned to this execution region **** + + + Execution Region RW_RAM2 (Exec base: 0x00070100, Load base: 0x0001f63c, Size: 0x000000c0, Max: 0x000000d0, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x00070100 - 0x000000c0 Zero RW 2215 .ARM.__AT_0x00070100 CVWL368.lib(irq_redirect .o) + + + Execution Region RW_RAM3 (Exec base: 0x000701d0, Load base: 0x0001f63c, Size: 0x00003738, Max: 0x00007e30, ABSOLUTE, COMPRESSED[0x000003f0]) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x000701d0 COMPRESSED 0x00000028 Data RW 120 .data ap_demo.o + 0x000701f8 COMPRESSED 0x0000002e Data RW 279 .data app_tp_transfer.o + 0x00070226 COMPRESSED 0x00000002 PAD + 0x00070228 COMPRESSED 0x00000008 Data RW 476 .data CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070230 COMPRESSED 0x00000003 Data RW 577 .data CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070233 COMPRESSED 0x00000001 Data RW 676 .data CVWL368.lib(hal_i2c_master.o) + 0x00070234 COMPRESSED 0x00000020 Data RW 706 .data CVWL368.lib(hal_i2c_slave.o) + 0x00070254 COMPRESSED 0x0000010c Data RW 868 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00070360 COMPRESSED 0x00000001 Data RW 871 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00070361 COMPRESSED 0x00000001 Data RW 872 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00070362 COMPRESSED 0x00000001 Data RW 877 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00070363 COMPRESSED 0x00000003 Data RW 878 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x00070366 COMPRESSED 0x00000005 Data RW 879 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x0007036b COMPRESSED 0x00000001 PAD + 0x0007036c COMPRESSED 0x00000030 Data RW 890 .data WL368_NOTE20_CSOT667_TP.lib(app_tp_for_custom_s8.o) + 0x0007039c COMPRESSED 0x00000012 Data RW 1033 .data CVWL368.lib(norflash.o) + 0x000703ae COMPRESSED 0x00000002 PAD + 0x000703b0 COMPRESSED 0x0000000c Data RW 1087 .data CVWL368.lib(drv_common.o) + 0x000703bc COMPRESSED 0x00000004 Data RW 1354 .data CVWL368.lib(drv_gpio.o) + 0x000703c0 COMPRESSED 0x00000008 Data RW 1392 .data CVWL368.lib(drv_i2c_dma.o) + 0x000703c8 COMPRESSED 0x00000004 Data RW 1421 .data CVWL368.lib(drv_i2c_master.o) + 0x000703cc COMPRESSED 0x00000004 Data RW 1452 .data CVWL368.lib(drv_i2c_slave.o) + 0x000703d0 COMPRESSED 0x000004a4 Data RW 1477 .data CVWL368.lib(drv_param_init.o) + 0x00070874 COMPRESSED 0x00000004 Data RW 1544 .data CVWL368.lib(drv_spi_master.o) + 0x00070878 COMPRESSED 0x00000008 Data RW 1570 .data CVWL368.lib(drv_swire.o) + 0x00070880 COMPRESSED 0x00000001 Data RW 1595 .data CVWL368.lib(drv_sys_cfg.o) + 0x00070881 COMPRESSED 0x00000003 PAD + 0x00070884 COMPRESSED 0x00000050 Data RW 1628 .data CVWL368.lib(drv_timer.o) + 0x000708d4 COMPRESSED 0x0000000c Data RW 1693 .data CVWL368.lib(hal_internal_vsync.o) + 0x000708e0 COMPRESSED 0x00000008 Data RW 2067 .data CVWL368.lib(drv_rxbr.o) + 0x000708e8 COMPRESSED 0x00000004 Data RW 2140 .data CVWL368.lib(drv_vidc.o) + 0x000708ec COMPRESSED 0x00000001 Data RW 2287 .data CVWL368.lib(drv_phy_common.o) + 0x000708ed COMPRESSED 0x00000003 PAD + 0x000708f0 COMPRESSED 0x0000000c Data RW 2307 .data CVWL368.lib(drv_chip_info.o) + 0x000708fc COMPRESSED 0x0000000c Data RW 2417 .data CVWL368.lib(drv_pwm.o) + 0x00070908 COMPRESSED 0x00000008 Data RW 2495 .data CVWL368.lib(drv_uart.o) + 0x00070910 COMPRESSED 0x0000000c Data RW 2562 .data CVWL368.lib(drv_wdg.o) + 0x0007091c COMPRESSED 0x00000004 Data RW 2911 .data mc_p.l(stdout.o) + 0x00070920 COMPRESSED 0x00000004 Data RW 2923 .data mc_p.l(errno.o) + 0x00070924 - 0x00000190 Zero RW 278 .bss app_tp_transfer.o + 0x00070ab4 - 0x000000c4 Zero RW 474 .bss CVWL368.lib(hal_dsi_rx_ctrl.o) + 0x00070b78 - 0x0000004c Zero RW 574 .bss CVWL368.lib(hal_dsi_tx_ctrl.o) + 0x00070bc4 - 0x00000100 Zero RW 840 .bss CVWL368.lib(tau_log.o) + 0x00070cc4 - 0x000000d0 Zero RW 981 .bss CVWL368.lib(hal_uart.o) + 0x00070d94 - 0x0000001c Zero RW 1216 .bss CVWL368.lib(drv_dma.o) + 0x00070db0 - 0x00000040 Zero RW 1353 .bss CVWL368.lib(drv_gpio.o) + 0x00070df0 - 0x00000140 Zero RW 1391 .bss CVWL368.lib(drv_i2c_dma.o) + 0x00070f30 - 0x00000984 Zero RW 1691 .bss CVWL368.lib(hal_internal_vsync.o) + 0x000718b4 - 0x00001030 Zero RW 1744 .bss CVWL368.lib(dcs_packet_fifo.o) + 0x000728e4 - 0x00000020 Zero RW 2351 .bss CVWL368.lib(hal_spi_slave.o) + 0x00072904 COMPRESSED 0x00000004 PAD + 0x00072908 - 0x00001000 Zero RW 422 STACK startup_armcm0.o + + +============================================================================== + +Image component sizes + + + Code (inc. data) RO Data RW Data ZI Data Debug Object Name + + 3474 856 10087 40 0 35549 ap_demo.o + 1108 116 0 46 400 13662 app_tp_transfer.o + 36 6 0 0 0 525 board.o + 10 0 0 0 0 5679 main.o + 120 18 192 0 4096 2108 startup_armcm0.o + + ---------------------------------------------------------------------- + 4752 996 10328 88 4496 57523 Object Totals + 0 0 48 0 0 0 (incl. Generated) + 4 0 1 2 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Member Name + + 216 32 0 0 4144 252 dcs_packet_fifo.o + 272 96 0 12 0 256 drv_chip_info.o + 192 82 24 12 0 264 drv_common.o + 420 90 0 0 0 1200 drv_crgu.o + 410 28 0 0 28 796 drv_dma.o + 232 28 0 0 0 340 drv_dsc_dec.o + 1644 494 0 0 0 1336 drv_dsi_rx.o + 1528 118 0 0 0 2428 drv_dsi_tx.o + 132 0 0 0 0 256 drv_efuse.o + 10 0 0 0 0 60 drv_fls.o + 796 112 0 4 64 1236 drv_gpio.o + 600 82 0 8 320 624 drv_i2c_dma.o + 360 86 0 4 0 456 drv_i2c_master.o + 292 36 0 4 0 580 drv_i2c_slave.o + 680 6 0 0 0 1444 drv_lcdc.o + 492 28 0 0 0 1112 drv_memc.o + 112 36 8 1188 0 376 drv_param_init.o + 428 30 390 1 0 664 drv_phy_common.o + 72 10 0 12 0 76 drv_pwm.o + 112 24 0 0 0 180 drv_pwr.o + 722 84 0 8 0 1456 drv_rxbr.o + 104 24 0 4 0 188 drv_spi_master.o + 172 20 0 8 0 260 drv_swire.o + 300 64 0 1 0 628 drv_sys_cfg.o + 374 34 0 80 0 932 drv_timer.o + 698 18 0 8 0 680 drv_uart.o + 510 28 0 4 0 1452 drv_vidc.o + 168 22 0 12 0 316 drv_wdg.o + 3086 300 72 8 196 1528 hal_dsi_rx_ctrl.o + 4324 302 103 3 76 2408 hal_dsi_tx_ctrl.o + 450 48 210 0 0 752 hal_gpio.o + 212 40 0 1 0 340 hal_i2c_master.o + 696 72 32 32 0 408 hal_i2c_slave.o + 8032 1706 308 12 2436 2616 hal_internal_vsync.o + 14 0 0 0 0 68 hal_spi_master.o + 580 32 0 0 32 136 hal_spi_slave.o + 40 0 0 0 0 136 hal_swire.o + 196 32 0 0 0 408 hal_system.o + 184 6 0 0 0 276 hal_timer.o + 156 18 0 0 208 144 hal_uart.o + 1076 324 0 0 192 1980 irq_redirect .o + 48 10 0 18 0 68 norflash.o + 58 0 0 0 0 128 tau_delay.o + 60 10 0 0 256 156 tau_log.o + 1940 72 8175 327 0 19731 app_tp_for_custom_s8.o + 200 20 0 0 0 76 ceil.o + 72 6 0 0 0 76 sqrt.o + 86 0 0 0 0 0 __dczerorl2.o + 0 0 0 0 0 0 entry.o + 0 0 0 0 0 0 entry10a.o + 0 0 0 0 0 0 entry11a.o + 8 4 0 0 0 0 entry2.o + 4 0 0 0 0 0 entry5.o + 0 0 0 0 0 0 entry7b.o + 0 0 0 0 0 0 entry8b.o + 8 4 0 0 0 0 entry9a.o + 12 6 0 4 0 60 errno.o + 30 0 0 0 0 0 handlers.o + 40 0 0 0 0 72 idiv.o + 36 8 0 0 0 68 init.o + 0 0 0 0 0 0 iusefp.o + 32 0 0 0 0 68 llshl.o + 38 0 0 0 0 68 llsshr.o + 34 0 0 0 0 68 llushr.o + 36 0 0 0 0 60 memcpya.o + 36 0 0 0 0 100 memseta.o + 2298 104 0 0 0 544 printfa.o + 0 0 0 4 0 0 stdout.o + 44 0 0 0 0 72 uidiv.o + 96 0 0 0 0 84 uldiv.o + 40 2 0 0 0 68 cdcmple.o + 40 2 0 0 0 68 cdrcmple.o + 20 0 0 0 0 68 cfrcmple.o + 356 4 0 0 0 140 dadd.o + 240 6 0 0 0 84 ddiv.o + 236 0 0 0 0 216 depilogue.o + 72 10 0 0 0 72 dfixi.o + 60 10 0 0 0 68 dfixui.o + 64 10 0 0 0 68 dfixul.o + 28 4 0 0 0 68 dfltui.o + 208 6 0 0 0 88 dmul.o + 162 0 0 0 0 80 dsqrt.o + 40 0 0 0 0 60 f2d.o + 178 0 0 0 0 108 fadd.o + 124 0 0 0 0 72 fdiv.o + 130 0 0 0 0 144 fepilogue.o + 50 0 0 0 0 60 ffixi.o + 40 0 0 0 0 60 ffixui.o + 22 0 0 0 0 68 fflti.o + 14 0 0 0 0 68 ffltui.o + 122 0 0 0 0 72 fmul.o + 24 0 0 0 0 60 fscalb.o + + ---------------------------------------------------------------------- + 38628 4890 9328 1788 7956 54407 Library Totals + 48 0 6 9 4 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Name + + 31260 4612 1147 1444 7952 31400 CVWL368.lib + 1940 72 8175 327 0 19731 WL368_NOTE20_CSOT667_TP.lib + 272 26 0 0 0 152 m_ps.l + 2838 126 0 8 0 1264 mc_p.l + 2270 54 0 0 0 1860 mf_p.l + + ---------------------------------------------------------------------- + 38628 4890 9328 1788 7956 54407 Library Totals + + ---------------------------------------------------------------------- + +============================================================================== + + + Code (inc. data) RO Data RW Data ZI Data Debug + + 43380 5886 19656 1876 12452 87974 Grand Totals + 43380 5886 19656 1008 12452 87974 ELF Image Totals (compressed) + 43380 5886 19656 1008 0 0 ROM Totals + +============================================================================== + + Total RO Size (Code + RO Data) 63036 ( 61.56kB) + Total RW Size (RW Data + ZI Data) 14328 ( 13.99kB) + Total ROM Size (Code + RO Data + RW Data) 64044 ( 62.54kB) + +============================================================================== + diff --git a/project/ISP_368/Listings/ap_demo.txt b/project/ISP_368/Listings/ap_demo.txt new file mode 100644 index 0000000..f0f5639 --- /dev/null +++ b/project/ISP_368/Listings/ap_demo.txt @@ -0,0 +1,5661 @@ +; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] +; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave --gnu -o.\objects\ap_demo.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\ap_demo.d --cpu=Cortex-M0 --apcs=interwork -O3 --diag_suppress=9931 -I..\..\src -I..\..\src\board -I..\..\src\common -I..\..\src\sdk\include -I..\..\src\app\demo -I..\..\src\sdk\include\M0 -I..\..\src\app -I..\..\src\app\module_demo -I..\..\src\app\touch -I..\..\src\app\S8 -I..\..\src\app\S9 -I..\CVWL368 -I.\RTE\_ISP_368 -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\Device\ARM\ARMCM0\Include -D__MICROLIB -D__UVISION_VERSION=528 -D_RTE_ -DARMCM0 -DISP_368 --omf_browse=.\objects\ap_demo.crf ..\..\src\app\demo\ap_demo.c] + THUMB + + AREA ||i.Gpio_swire_output||, CODE, READONLY, ALIGN=1 + + Gpio_swire_output PROC +;;;514 *****************************************************************************/ +;;;515 void Gpio_swire_output(uint8_t flag, uint8_t num) +000000 b570 PUSH {r4-r6,lr} +;;;516 { +000002 460d MOV r5,r1 +;;;517 uint8_t ii; +;;;518 +;;;519 if (flag) +000004 2800 CMP r0,#0 +000006 d01d BEQ |L1.68| +;;;520 { +;;;521 if (flag ==2) +000008 2802 CMP r0,#2 +00000a d106 BNE |L1.26| +;;;522 { +;;;523 hal_gpio_init_output(IO_PAD_ADCIN, IO_LVL_HIGH); +00000c 2101 MOVS r1,#1 +00000e 2014 MOVS r0,#0x14 +000010 f7fffffe BL hal_gpio_init_output +;;;524 delayMs(2); +000014 2002 MOVS r0,#2 +000016 f7fffffe BL delayMs + |L1.26| +;;;525 } +;;;526 for (ii =0; ii< num; ii++) +00001a 2400 MOVS r4,#0 +00001c e00f B |L1.62| + |L1.30| +;;;527 { +;;;528 hal_gpio_set_output_data(IO_PAD_ADCIN, IO_LVL_LOW); +00001e 2100 MOVS r1,#0 +000020 2014 MOVS r0,#0x14 +000022 f7fffffe BL hal_gpio_set_output_data +;;;529 delayUs(10); +000026 200a MOVS r0,#0xa +000028 f7fffffe BL delayUs +;;;530 hal_gpio_set_output_data(IO_PAD_ADCIN, IO_LVL_HIGH); +00002c 2101 MOVS r1,#1 +00002e 2014 MOVS r0,#0x14 +000030 f7fffffe BL hal_gpio_set_output_data +;;;531 delayUs(9); +000034 2009 MOVS r0,#9 +000036 f7fffffe BL delayUs +00003a 1c64 ADDS r4,r4,#1 +00003c b2e4 UXTB r4,r4 ;526 + |L1.62| +00003e 42ac CMP r4,r5 ;526 +000040 d3ed BCC |L1.30| +;;;532 } +;;;533 } +;;;534 else +;;;535 { +;;;536 hal_gpio_init_output(IO_PAD_ADCIN, IO_LVL_LOW); +;;;537 } +;;;538 } +000042 bd70 POP {r4-r6,pc} + |L1.68| +000044 2100 MOVS r1,#0 ;536 +000046 2014 MOVS r0,#0x14 ;536 +000048 f7fffffe BL hal_gpio_init_output +00004c bd70 POP {r4-r6,pc} +;;;539 + ENDP + + + AREA ||i.ap_dcs_read||, CODE, READONLY, ALIGN=2 + + ap_dcs_read PROC +;;;168 +;;;169 static bool ap_dcs_read(uint8_t data_type, uint8_t dcs_cmd, uint8_t param) +000000 b5f0 PUSH {r4-r7,lr} +;;;170 { +;;;171 uint32_t return_size = hal_dsi_rx_ctrl_get_max_ret_size(g_rx_ctrl_handle); +000002 4cff LDR r4,|L2.1024| +000004 b0a9 SUB sp,sp,#0xa4 ;170 +000006 460d MOV r5,r1 ;170 +000008 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +00000a f7fffffe BL hal_dsi_rx_ctrl_get_max_ret_size +;;;172 // TAU_LOGD("r %x len=%d", dcs_cmd, return_size); +;;;173 +;;;174 if (dcs_cmd == 0xDA) +;;;175 { +;;;176 g_power_on_flag = true; +;;;177 if(panel_display_done==false) +;;;178 phone_DisplayOFF_flag=1; +;;;179 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +00000e 2181 MOVS r1,#0x81 +000010 2701 MOVS r7,#1 ;176 +000012 4606 MOV r6,r0 ;171 +000014 2dda CMP r5,#0xda ;174 +000016 d02d BEQ |L2.116| +000018 2000 MOVS r0,#0 ;174 +;;;180 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;181 DSI_VC_0, +;;;182 1, 0x81); +;;;183 } +;;;184 else if (dcs_cmd == 0xDB) +00001a 2ddb CMP r5,#0xdb +00001c d031 BEQ |L2.130| +;;;185 { +;;;186 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;187 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;188 DSI_VC_0, +;;;189 1, 0x00); +;;;190 } +;;;191 else if (dcs_cmd == 0xDC) +;;;192 { +;;;193 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +00001e 2204 MOVS r2,#4 +000020 2ddc CMP r5,#0xdc ;191 +000022 d030 BEQ |L2.134| +;;;194 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;195 DSI_VC_0, +;;;196 1, 0x04); +;;;197 } +;;;198 +;;;199 else if (dcs_cmd == 0x0A) +000024 2d0a CMP r5,#0xa +000026 d036 BEQ |L2.150| +;;;200 { +;;;201 static uint8_t cmd_0a_flag = 0; +;;;202 if (cmd_0a_flag == 0) +;;;203 { +;;;204 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;205 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;206 DSI_VC_0, +;;;207 1, 0x00); +;;;208 cmd_0a_flag = 1; +;;;209 } +;;;210 else +;;;211 { +;;;212 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;213 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;214 DSI_VC_0, +;;;215 1, 0x9f); +;;;216 } +;;;217 } +;;;218 else if (dcs_cmd == 0x0E) +000028 2d0e CMP r5,#0xe +00002a d042 BEQ |L2.178| +;;;219 { +;;;220 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;221 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;222 DSI_VC_0, +;;;223 1, 0x80); +;;;224 } +;;;225 else if (dcs_cmd == 0xEE) +00002c 2dee CMP r5,#0xee +00002e d028 BEQ |L2.130| +;;;226 { +;;;227 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;228 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;229 DSI_VC_0, +;;;230 1, 0x00); +;;;231 } +;;;232 else if (dcs_cmd == 0x05) +000030 2d05 CMP r5,#5 +000032 d026 BEQ |L2.130| +;;;233 { +;;;234 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;235 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;236 DSI_VC_0, +;;;237 1, 0x00); +;;;238 } +;;;239 else if (dcs_cmd == 0x04) +000034 2d04 CMP r5,#4 +000036 d03e BEQ |L2.182| +;;;240 { +;;;241 g_power_on_flag = true; +;;;242 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;243 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;244 DSI_VC_0, +;;;245 3, 0x81,0x00,0x04); +;;;246 } +;;;247 else if (dcs_cmd == 0x5A) +000038 2d5a CMP r5,#0x5a +00003a d047 BEQ |L2.204| +;;;248 { +;;;249 uint8_t flag_5a = 0; +;;;250 if (flag_5a == 0) +;;;251 { +;;;252 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;253 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;254 DSI_VC_0, +;;;255 41, +;;;256 0x00,0x00,0x02,0x00,0x00,0x00,0x00,0x00,0x02,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;257 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;258 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); +;;;259 flag_5a = 1; +;;;260 } +;;;261 else +;;;262 { +;;;263 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;264 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;265 DSI_VC_0, +;;;266 41, +;;;267 0x01,0x00,0x02,0x01,0x34,0x01,0x34,0x00,0x03,0x01,0x28,0x00,0x3C,0x00,0x61,0x00, +;;;268 0x96,0x00,0x3F,0x00,0x74,0x00,0x87,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;269 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); +;;;270 flag_5a = 0; +;;;271 } +;;;272 } +;;;273 else if (dcs_cmd == 0x0F) +;;;274 { +;;;275 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +00003c 21c0 MOVS r1,#0xc0 +00003e 2d0f CMP r5,#0xf ;273 +000040 d01d BEQ |L2.126| +;;;276 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;277 DSI_VC_0, +;;;278 1, 0xC0); +;;;279 } +;;;280 else if (dcs_cmd == 0xA1) +;;;281 { +;;;282 if (return_size == 8) +;;;283 { +;;;284 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;285 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;286 DSI_VC_0, +;;;287 8, +;;;288 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39); +;;;289 } +;;;290 else if (return_size == 7) // +;;;291 { +;;;292 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;293 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;294 DSI_VC_0, +;;;295 7, +;;;296 0x97,0x15,0x14,0x1E,0x25,0x26,0x41); //N981B/DS +;;;297 } +;;;298 else if (return_size == 10) +;;;299 { +;;;300 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;301 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;302 DSI_VC_0, +;;;303 10, +;;;304 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02); +;;;305 } +;;;306 else if (return_size == 20) // +;;;307 { +;;;308 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +000042 2335 MOVS r3,#0x35 +000044 2da1 CMP r5,#0xa1 ;280 +000046 d077 BEQ |L2.312| +;;;309 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;310 DSI_VC_0, +;;;311 20, +;;;312 0x30,0x01,0x01,0xA6,0x41,0x33,0x55,0x4D,0x35,0x53,0x30,0x36,0x39,0x32,0x43,0x41, +;;;313 0x51,0x30,0x33,0x35); //N981B/DS +;;;314 } +;;;315 else if (return_size == 24) +;;;316 { +;;;317 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;318 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;319 DSI_VC_0, +;;;320 24, +;;;321 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02,0x57,0x30,0x01,0x01,0xA4,0x41, +;;;322 0x33,0x55,0x4D,0x36,0x53,0x30,0x38,0x31); +;;;323 } +;;;324 else if (return_size == 31) +;;;325 { +;;;326 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;327 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;328 DSI_VC_0, +;;;329 24, +;;;330 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02,0x57,0x30,0x01,0x01,0xA4,0x41, +;;;331 0x33,0x55,0x4D,0x36,0x53,0x30,0x38,0x31,0x30,0x4B,0x42,0x4C,0x30,0x39,0x38); +;;;332 } +;;;333 else if (return_size == 4) +;;;334 { +;;;335 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;336 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;337 DSI_VC_0, +;;;338 4, +;;;339 // 0x0B,0xF0,0x0C,0x8F); +;;;340 0x0B,0xF0,0x0C,0x95); //G981B/DS +;;;341 } +;;;342 else if (return_size == 11) +;;;343 { +;;;344 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;345 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;346 DSI_VC_0, +;;;347 11, +;;;348 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02,0x57); +;;;349 } +;;;350 else +;;;351 { +;;;352 TAU_LOGD("r[%x] [%d] err!", dcs_cmd, return_size); +;;;353 } +;;;354 } +;;;355 else if (dcs_cmd == 0xD6) +000048 2dd6 CMP r5,#0xd6 +00004a d071 BEQ |L2.304| +;;;356 { +;;;357 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;358 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;359 DSI_VC_0, +;;;360 5, +;;;361 // 0x90,0x19,0x37,0x81,0x21); +;;;362 0x83,0xC0,0x35,0x99,0xB4); //G981B/DS +;;;363 } +;;;364 else if (dcs_cmd == 0xD6) +;;;365 { +;;;366 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;367 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;368 DSI_VC_0, +;;;369 5, +;;;370 // 0x90,0x19,0x37,0x81,0x21); +;;;371 0x83,0xC0,0x35,0x99,0xB4); //G981B/DS +;;;372 } +;;;373 else if (dcs_cmd == 0xB5) +00004c 2db5 CMP r5,#0xb5 +00004e d070 BEQ |L2.306| +;;;374 { +;;;375 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;376 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;377 DSI_VC_0, +;;;378 1, 0x13); //G981B/DS +;;;379 } +;;;380 else if (dcs_cmd == 0xB7) +000050 2db7 CMP r5,#0xb7 +000052 d06f BEQ |L2.308| +;;;381 { +;;;382 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;383 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;384 DSI_VC_0, +;;;385 10, +;;;386 0x2A,0x56,0x4D,0x8A,0x2A,0x56,0x4D,0x8A,0x00,0x60); +;;;387 } +;;;388 else if (dcs_cmd == 0x7F) +000054 2d7f CMP r5,#0x7f +000056 d06e BEQ |L2.310| +;;;389 { +;;;390 if (return_size == 10) +;;;391 { +;;;392 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;393 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;394 DSI_VC_0, +;;;395 10, +;;;396 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); +;;;397 } +;;;398 else if (return_size == 24) +;;;399 { +;;;400 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;401 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;402 DSI_VC_0, +;;;403 24, +;;;404 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;405 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); +;;;406 } +;;;407 else if (return_size == 33) +;;;408 { +;;;409 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +;;;410 DSI_ACK_DT_DSC_LONG_RESPONSE, +;;;411 DSI_VC_0, +;;;412 33, +;;;413 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;414 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;415 0x00); +;;;416 } +;;;417 else +;;;418 { +;;;419 TAU_LOGD("r[%x] [%d] err!!!!!!", dcs_cmd, return_size); +;;;420 } +;;;421 } +;;;422 else +;;;423 { +;;;424 hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, +000058 9000 STR r0,[sp,#0] +00005a 2301 MOVS r3,#1 +00005c 2200 MOVS r2,#0 +00005e 2121 MOVS r1,#0x21 +000060 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +000062 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +;;;425 DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, +;;;426 DSI_VC_0, +;;;427 1, 0); +;;;428 TAU_LOGD("r[%x] [%d] err!", dcs_cmd, return_size); +000066 22ff MOVS r2,#0xff +000068 462b MOV r3,r5 +00006a 32ad ADDS r2,r2,#0xad +00006c 9600 STR r6,[sp,#0] + |L2.110| +00006e a1e5 ADR r1,|L2.1028| +000070 a0e7 ADR r0,|L2.1040| +000072 e191 B |L2.920| + |L2.116| +000074 7127 STRB r7,[r4,#4] ;176 +000076 79a0 LDRB r0,[r4,#6] ;177 ; panel_display_done +000078 2800 CMP r0,#0 ;177 +00007a d100 BNE |L2.126| +00007c 7267 STRB r7,[r4,#9] ;178 + |L2.126| +00007e 9100 STR r1,[sp,#0] ;179 +000080 e002 B |L2.136| + |L2.130| +000082 9000 STR r0,[sp,#0] ;186 +000084 e000 B |L2.136| + |L2.134| +000086 9200 STR r2,[sp,#0] ;193 + |L2.136| +000088 2301 MOVS r3,#1 ;375 +00008a 2200 MOVS r2,#0 ;375 +00008c 2121 MOVS r1,#0x21 ;375 +00008e 69e0 LDR r0,[r4,#0x1c] ;375 ; g_rx_ctrl_handle +000090 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +000094 e203 B |L2.1182| + |L2.150| +000096 7ba1 LDRB r1,[r4,#0xe] ;202 ; cmd_0a_flag +000098 2900 CMP r1,#0 ;202 +00009a d001 BEQ |L2.160| +00009c 209f MOVS r0,#0x9f ;212 +00009e e7f0 B |L2.130| + |L2.160| +0000a0 9000 STR r0,[sp,#0] ;204 +0000a2 2301 MOVS r3,#1 ;204 +0000a4 2200 MOVS r2,#0 ;204 +0000a6 2121 MOVS r1,#0x21 ;204 +0000a8 69e0 LDR r0,[r4,#0x1c] ;204 ; g_rx_ctrl_handle +0000aa f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +0000ae 73a7 STRB r7,[r4,#0xe] ;208 +0000b0 e1f5 B |L2.1182| + |L2.178| +0000b2 2080 MOVS r0,#0x80 ;220 +0000b4 e7e5 B |L2.130| + |L2.182| +0000b6 7127 STRB r7,[r4,#4] ;241 +0000b8 9202 STR r2,[sp,#8] ;242 +0000ba 9100 STR r1,[sp,#0] ;242 +0000bc 9001 STR r0,[sp,#4] ;242 +0000be 2303 MOVS r3,#3 ;242 +0000c0 2200 MOVS r2,#0 ;242 +0000c2 211c MOVS r1,#0x1c ;242 +0000c4 69e0 LDR r0,[r4,#0x1c] ;242 ; g_rx_ctrl_handle +0000c6 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +0000ca e1e8 B |L2.1182| + |L2.204| +0000cc 9025 STR r0,[sp,#0x94] ;252 +0000ce 9026 STR r0,[sp,#0x98] ;252 +0000d0 9028 STR r0,[sp,#0xa0] ;252 +0000d2 9027 STR r0,[sp,#0x9c] ;252 +0000d4 9021 STR r0,[sp,#0x84] ;252 +0000d6 9023 STR r0,[sp,#0x8c] ;252 +0000d8 9024 STR r0,[sp,#0x90] ;252 +0000da 9020 STR r0,[sp,#0x80] ;252 +0000dc 9022 STR r0,[sp,#0x88] ;252 +0000de 901e STR r0,[sp,#0x78] ;252 +0000e0 901f STR r0,[sp,#0x7c] ;252 +0000e2 901b STR r0,[sp,#0x6c] ;252 +0000e4 901c STR r0,[sp,#0x70] ;252 +0000e6 901d STR r0,[sp,#0x74] ;252 +0000e8 9019 STR r0,[sp,#0x64] ;252 +0000ea 901a STR r0,[sp,#0x68] ;252 +0000ec 9016 STR r0,[sp,#0x58] ;252 +0000ee 9017 STR r0,[sp,#0x5c] ;252 +0000f0 9015 STR r0,[sp,#0x54] ;252 +0000f2 9018 STR r0,[sp,#0x60] ;252 +0000f4 9011 STR r0,[sp,#0x44] ;252 +0000f6 9012 STR r0,[sp,#0x48] ;252 +0000f8 9014 STR r0,[sp,#0x50] ;252 +0000fa 2102 MOVS r1,#2 ;252 +0000fc 9013 STR r0,[sp,#0x4c] ;252 +0000fe 900d STR r0,[sp,#0x34] ;252 +000100 900f STR r0,[sp,#0x3c] ;252 +000102 9010 STR r0,[sp,#0x40] ;252 +000104 900c STR r0,[sp,#0x30] ;252 +000106 900e STR r0,[sp,#0x38] ;252 +000108 900a STR r0,[sp,#0x28] ;252 +00010a 900b STR r0,[sp,#0x2c] ;252 +00010c 9007 STR r0,[sp,#0x1c] ;252 +00010e 9108 STR r1,[sp,#0x20] ;252 +000110 9009 STR r0,[sp,#0x24] ;252 +000112 9005 STR r0,[sp,#0x14] ;252 +000114 9006 STR r0,[sp,#0x18] ;252 +000116 9102 STR r1,[sp,#8] ;252 +000118 9001 STR r0,[sp,#4] ;252 +00011a 9003 STR r0,[sp,#0xc] ;252 +00011c 9004 STR r0,[sp,#0x10] ;252 +00011e 9000 STR r0,[sp,#0] ;252 +000120 2329 MOVS r3,#0x29 ;252 +000122 2200 MOVS r2,#0 ;252 +000124 211c MOVS r1,#0x1c ;252 +000126 69e0 LDR r0,[r4,#0x1c] ;252 ; g_rx_ctrl_handle +000128 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +00012c e1b7 B |L2.1182| +00012e e003 B |L2.312| + |L2.304| +000130 e108 B |L2.836| + |L2.306| +000132 e115 B |L2.864| + |L2.308| +000134 e116 B |L2.868| + |L2.310| +000136 e123 B |L2.896| + |L2.312| +000138 2039 MOVS r0,#0x39 ;284 +00013a 2e08 CMP r6,#8 ;282 +00013c d014 BEQ |L2.360| +00013e 2e07 CMP r6,#7 ;290 +000140 d025 BEQ |L2.398| +000142 2e0a CMP r6,#0xa ;298 +000144 d035 BEQ |L2.434| +000146 2130 MOVS r1,#0x30 ;308 +000148 2e14 CMP r6,#0x14 ;306 +00014a d043 BEQ |L2.468| +00014c 2338 MOVS r3,#0x38 ;317 +00014e 2e18 CMP r6,#0x18 ;315 +000150 d066 BEQ |L2.544| +000152 2e1f CMP r6,#0x1f ;324 +000154 d07e BEQ |L2.596| +000156 2e04 CMP r6,#4 ;333 +000158 d07d BEQ |L2.598| +00015a 2e0b CMP r6,#0xb ;342 +00015c d07c BEQ |L2.600| +00015e 22ff MOVS r2,#0xff ;352 +000160 462b MOV r3,r5 ;352 +000162 3261 ADDS r2,r2,#0x61 ;352 +000164 9600 STR r6,[sp,#0] ;352 +000166 e782 B |L2.110| + |L2.360| +000168 2105 MOVS r1,#5 ;284 +00016a 2399 MOVS r3,#0x99 ;284 +00016c 9304 STR r3,[sp,#0x10] ;284 +00016e 9206 STR r2,[sp,#0x18] ;284 +000170 9105 STR r1,[sp,#0x14] ;284 +000172 9007 STR r0,[sp,#0x1c] ;284 +000174 238f MOVS r3,#0x8f ;284 +000176 220c MOVS r2,#0xc ;284 +000178 21f0 MOVS r1,#0xf0 ;284 +00017a 200b MOVS r0,#0xb ;284 +00017c 466d MOV r5,sp ;284 +00017e c50f STM r5!,{r0-r3} ;284 +000180 2308 MOVS r3,#8 ;284 +000182 2200 MOVS r2,#0 ;284 +000184 211c MOVS r1,#0x1c ;284 +000186 69e0 LDR r0,[r4,#0x1c] ;284 ; g_rx_ctrl_handle +000188 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +00018c e187 B |L2.1182| + |L2.398| +00018e 2341 MOVS r3,#0x41 ;292 +000190 2226 MOVS r2,#0x26 ;292 +000192 2125 MOVS r1,#0x25 ;292 +000194 201e MOVS r0,#0x1e ;292 +000196 ad03 ADD r5,sp,#0xc ;292 +000198 c50f STM r5!,{r0-r3} ;292 +00019a 2214 MOVS r2,#0x14 ;292 +00019c 2115 MOVS r1,#0x15 ;292 +00019e 2097 MOVS r0,#0x97 ;292 +0001a0 466d MOV r5,sp ;292 +0001a2 c507 STM r5!,{r0-r2} ;292 +0001a4 2307 MOVS r3,#7 ;292 +0001a6 2200 MOVS r2,#0 ;292 +0001a8 211c MOVS r1,#0x1c ;292 +0001aa 69e0 LDR r0,[r4,#0x1c] ;292 ; g_rx_ctrl_handle +0001ac f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +0001b0 e175 B |L2.1182| + |L2.434| +0001b2 2102 MOVS r1,#2 ;300 +0001b4 2309 MOVS r3,#9 ;300 +0001b6 9308 STR r3,[sp,#0x20] ;300 +0001b8 9206 STR r2,[sp,#0x18] ;300 +0001ba 9109 STR r1,[sp,#0x24] ;300 +0001bc 9007 STR r0,[sp,#0x1c] ;300 +0001be 2305 MOVS r3,#5 ;300 +0001c0 2299 MOVS r2,#0x99 ;300 +0001c2 218f MOVS r1,#0x8f ;300 +0001c4 200c MOVS r0,#0xc ;300 +0001c6 ad02 ADD r5,sp,#8 ;300 +0001c8 c50f STM r5!,{r0-r3} ;300 +0001ca 21f0 MOVS r1,#0xf0 ;300 +0001cc 200b MOVS r0,#0xb ;300 +0001ce 9101 STR r1,[sp,#4] ;300 +0001d0 9000 STR r0,[sp,#0] ;300 +0001d2 e0ee B |L2.946| + |L2.468| +0001d4 461e MOV r6,r3 ;308 +0001d6 2351 MOVS r3,#0x51 ;308 +0001d8 9310 STR r3,[sp,#0x40] ;308 +0001da 2233 MOVS r2,#0x33 ;308 +0001dc ad11 ADD r5,sp,#0x44 ;308 +0001de c546 STM r5!,{r1,r2,r6} ;308 +0001e0 2343 MOVS r3,#0x43 ;308 +0001e2 930e STR r3,[sp,#0x38] ;308 +0001e4 900c STR r0,[sp,#0x30] ;308 +0001e6 2241 MOVS r2,#0x41 ;308 +0001e8 2353 MOVS r3,#0x53 ;308 +0001ea 9309 STR r3,[sp,#0x24] ;308 +0001ec 2532 MOVS r5,#0x32 ;308 +0001ee 920f STR r2,[sp,#0x3c] ;308 +0001f0 2036 MOVS r0,#0x36 ;308 +0001f2 950d STR r5,[sp,#0x34] ;308 +0001f4 900b STR r0,[sp,#0x2c] ;308 +0001f6 910a STR r1,[sp,#0x28] ;308 +0001f8 2055 MOVS r0,#0x55 ;308 +0001fa 2333 MOVS r3,#0x33 ;308 +0001fc 9305 STR r3,[sp,#0x14] ;308 +0001fe 9006 STR r0,[sp,#0x18] ;308 +000200 254d MOVS r5,#0x4d ;308 +000202 9608 STR r6,[sp,#0x20] ;308 +000204 9507 STR r5,[sp,#0x1c] ;308 +000206 9204 STR r2,[sp,#0x10] ;308 +000208 20a6 MOVS r0,#0xa6 ;308 +00020a 9100 STR r1,[sp,#0] ;308 +00020c 9701 STR r7,[sp,#4] ;308 +00020e 9702 STR r7,[sp,#8] ;308 +000210 9003 STR r0,[sp,#0xc] ;308 +000212 2314 MOVS r3,#0x14 ;308 +000214 2200 MOVS r2,#0 ;308 +000216 211c MOVS r1,#0x1c ;308 +000218 69e0 LDR r0,[r4,#0x1c] ;308 ; g_rx_ctrl_handle +00021a f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +00021e e13e B |L2.1182| + |L2.544| +000220 2653 MOVS r6,#0x53 ;317 +000222 9614 STR r6,[sp,#0x50] ;317 +000224 2531 MOVS r5,#0x31 ;317 +000226 2130 MOVS r1,#0x30 ;317 +000228 ae15 ADD r6,sp,#0x54 ;317 +00022a c62a STM r6!,{r1,r3,r5} ;317 +00022c 2636 MOVS r6,#0x36 ;317 +00022e 9613 STR r6,[sp,#0x4c] ;317 +000230 254d MOVS r5,#0x4d ;317 +000232 2355 MOVS r3,#0x55 ;317 +000234 2133 MOVS r1,#0x33 ;317 +000236 ae10 ADD r6,sp,#0x40 ;317 +000238 c62a STM r6!,{r1,r3,r5} ;317 +00023a 2141 MOVS r1,#0x41 ;317 +00023c 23a4 MOVS r3,#0xa4 ;317 +00023e 910f STR r1,[sp,#0x3c] ;317 +000240 930e STR r3,[sp,#0x38] ;317 +000242 2557 MOVS r5,#0x57 ;317 +000244 2330 MOVS r3,#0x30 ;317 +000246 2102 MOVS r1,#2 ;317 +000248 970d STR r7,[sp,#0x34] ;317 +00024a 2609 MOVS r6,#9 ;317 +00024c 970c STR r7,[sp,#0x30] ;317 +00024e 9608 STR r6,[sp,#0x20] ;317 +000250 950a STR r5,[sp,#0x28] ;317 +000252 e002 B |L2.602| + |L2.596| +000254 e011 B |L2.634| + |L2.598| +000256 e04e B |L2.758| + |L2.600| +000258 e05a B |L2.784| + |L2.602| +00025a 930b STR r3,[sp,#0x2c] ;317 +00025c 9109 STR r1,[sp,#0x24] ;317 +00025e 2105 MOVS r1,#5 ;317 +000260 9206 STR r2,[sp,#0x18] ;317 +000262 9105 STR r1,[sp,#0x14] ;317 +000264 9007 STR r0,[sp,#0x1c] ;317 +000266 2399 MOVS r3,#0x99 ;317 +000268 210c MOVS r1,#0xc ;317 +00026a 22f0 MOVS r2,#0xf0 ;317 +00026c 9304 STR r3,[sp,#0x10] ;317 +00026e 208f MOVS r0,#0x8f ;317 +000270 230b MOVS r3,#0xb ;317 +000272 9300 STR r3,[sp,#0] ;317 +000274 9201 STR r2,[sp,#4] ;317 +000276 9102 STR r1,[sp,#8] ;317 +000278 e0b9 B |L2.1006| + |L2.634| +00027a 254c MOVS r5,#0x4c ;326 +00027c 951b STR r5,[sp,#0x6c] ;326 +00027e 460e MOV r6,r1 ;326 +000280 2338 MOVS r3,#0x38 ;326 +000282 2039 MOVS r0,#0x39 ;326 +000284 931e STR r3,[sp,#0x78] ;326 +000286 901d STR r0,[sp,#0x74] ;326 +000288 254b MOVS r5,#0x4b ;326 +00028a 9519 STR r5,[sp,#0x64] ;326 +00028c 911c STR r1,[sp,#0x70] ;326 +00028e 2131 MOVS r1,#0x31 ;326 +000290 2038 MOVS r0,#0x38 ;326 +000292 9117 STR r1,[sp,#0x5c] ;326 +000294 9016 STR r0,[sp,#0x58] ;326 +000296 2342 MOVS r3,#0x42 ;326 +000298 931a STR r3,[sp,#0x68] ;326 +00029a 204d MOVS r0,#0x4d ;326 +00029c 2353 MOVS r3,#0x53 ;326 +00029e 9012 STR r0,[sp,#0x48] ;326 +0002a0 9618 STR r6,[sp,#0x60] ;326 +0002a2 9314 STR r3,[sp,#0x50] ;326 +0002a4 2536 MOVS r5,#0x36 ;326 +0002a6 9513 STR r5,[sp,#0x4c] ;326 +0002a8 9615 STR r6,[sp,#0x54] ;326 +0002aa 2333 MOVS r3,#0x33 ;326 +0002ac 20a4 MOVS r0,#0xa4 ;326 +0002ae 2155 MOVS r1,#0x55 ;326 +0002b0 9310 STR r3,[sp,#0x40] ;326 +0002b2 900e STR r0,[sp,#0x38] ;326 +0002b4 9111 STR r1,[sp,#0x44] ;326 +0002b6 2541 MOVS r5,#0x41 ;326 +0002b8 970d STR r7,[sp,#0x34] ;326 +0002ba 2102 MOVS r1,#2 ;326 +0002bc 2309 MOVS r3,#9 ;326 +0002be 950f STR r5,[sp,#0x3c] ;326 +0002c0 9308 STR r3,[sp,#0x20] ;326 +0002c2 9109 STR r1,[sp,#0x24] ;326 +0002c4 2057 MOVS r0,#0x57 ;326 +0002c6 2199 MOVS r1,#0x99 ;326 +0002c8 238f MOVS r3,#0x8f ;326 +0002ca 960b STR r6,[sp,#0x2c] ;326 +0002cc 900a STR r0,[sp,#0x28] ;326 +0002ce 9303 STR r3,[sp,#0xc] ;326 +0002d0 9104 STR r1,[sp,#0x10] ;326 +0002d2 970c STR r7,[sp,#0x30] ;326 +0002d4 2539 MOVS r5,#0x39 ;326 +0002d6 2005 MOVS r0,#5 ;326 +0002d8 ae05 ADD r6,sp,#0x14 ;326 +0002da c625 STM r6!,{r0,r2,r5} ;326 +0002dc 21f0 MOVS r1,#0xf0 ;326 +0002de 220b MOVS r2,#0xb ;326 +0002e0 200c MOVS r0,#0xc ;326 +0002e2 9200 STR r2,[sp,#0] ;326 +0002e4 9101 STR r1,[sp,#4] ;326 +0002e6 9002 STR r0,[sp,#8] ;326 +0002e8 2318 MOVS r3,#0x18 ;326 +0002ea 2200 MOVS r2,#0 ;326 +0002ec 211c MOVS r1,#0x1c ;326 +0002ee 69e0 LDR r0,[r4,#0x1c] ;326 ; g_rx_ctrl_handle +0002f0 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +0002f4 e0d3 B |L2.1182| + |L2.758| +0002f6 2395 MOVS r3,#0x95 ;335 +0002f8 220c MOVS r2,#0xc ;335 +0002fa 21f0 MOVS r1,#0xf0 ;335 +0002fc 200b MOVS r0,#0xb ;335 +0002fe 466d MOV r5,sp ;335 +000300 c50f STM r5!,{r0-r3} ;335 +000302 2304 MOVS r3,#4 ;335 +000304 2200 MOVS r2,#0 ;335 +000306 211c MOVS r1,#0x1c ;335 +000308 69e0 LDR r0,[r4,#0x1c] ;335 ; g_rx_ctrl_handle +00030a f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +00030e e0c6 B |L2.1182| + |L2.784| +000310 2357 MOVS r3,#0x57 ;344 +000312 2102 MOVS r1,#2 ;344 +000314 2509 MOVS r5,#9 ;344 +000316 930a STR r3,[sp,#0x28] ;344 +000318 9508 STR r5,[sp,#0x20] ;344 +00031a 9109 STR r1,[sp,#0x24] ;344 +00031c 9007 STR r0,[sp,#0x1c] ;344 +00031e 238f MOVS r3,#0x8f ;344 +000320 2105 MOVS r1,#5 ;344 +000322 2099 MOVS r0,#0x99 ;344 +000324 ae04 ADD r6,sp,#0x10 ;344 +000326 9303 STR r3,[sp,#0xc] ;344 +000328 c607 STM r6!,{r0-r2} ;344 +00032a 220b MOVS r2,#0xb ;344 +00032c 21f0 MOVS r1,#0xf0 ;344 +00032e 200c MOVS r0,#0xc ;344 +000330 9200 STR r2,[sp,#0] ;344 +000332 9101 STR r1,[sp,#4] ;344 +000334 4613 MOV r3,r2 ;344 +000336 9002 STR r0,[sp,#8] ;344 +000338 2200 MOVS r2,#0 ;344 +00033a 211c MOVS r1,#0x1c ;344 +00033c 69e0 LDR r0,[r4,#0x1c] ;344 ; g_rx_ctrl_handle +00033e f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +000342 e0ac B |L2.1182| + |L2.836| +000344 22b4 MOVS r2,#0xb4 ;357 +000346 2099 MOVS r0,#0x99 ;357 +000348 9204 STR r2,[sp,#0x10] ;357 +00034a 9003 STR r0,[sp,#0xc] ;357 +00034c 2083 MOVS r0,#0x83 ;357 +00034e 466d MOV r5,sp ;357 +000350 c50b STM r5!,{r0,r1,r3} ;357 +000352 2305 MOVS r3,#5 ;357 +000354 2200 MOVS r2,#0 ;357 +000356 211c MOVS r1,#0x1c ;357 +000358 69e0 LDR r0,[r4,#0x1c] ;357 ; g_rx_ctrl_handle +00035a f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +00035e e09e B |L2.1182| + |L2.864| +000360 2013 MOVS r0,#0x13 ;375 +000362 e68e B |L2.130| + |L2.868| +000364 9008 STR r0,[sp,#0x20] ;382 +000366 2360 MOVS r3,#0x60 ;382 +000368 228a MOVS r2,#0x8a ;382 +00036a 214d MOVS r1,#0x4d ;382 +00036c 2056 MOVS r0,#0x56 ;382 +00036e 9309 STR r3,[sp,#0x24] ;382 +000370 9207 STR r2,[sp,#0x1c] ;382 +000372 9106 STR r1,[sp,#0x18] ;382 +000374 232a MOVS r3,#0x2a ;382 +000376 ad02 ADD r5,sp,#8 ;382 +000378 9005 STR r0,[sp,#0x14] ;382 +00037a c50e STM r5!,{r1-r3} ;382 +00037c 9300 STR r3,[sp,#0] ;382 +00037e e017 B |L2.944| + |L2.896| +000380 2e0a CMP r6,#0xa ;390 +000382 d00c BEQ |L2.926| +000384 2e18 CMP r6,#0x18 ;398 +000386 d01b BEQ |L2.960| +000388 2e21 CMP r6,#0x21 ;407 +00038a d061 BEQ |L2.1104| +00038c 22ff MOVS r2,#0xff ;419 +00038e 462b MOV r3,r5 ;419 +000390 32a4 ADDS r2,r2,#0xa4 ;419 +000392 a11c ADR r1,|L2.1028| +000394 a025 ADR r0,|L2.1068| +000396 9600 STR r6,[sp,#0] ;419 + |L2.920| +000398 f7fffffe BL LOG_printf +00039c e07f B |L2.1182| + |L2.926| +00039e 9007 STR r0,[sp,#0x1c] ;392 +0003a0 9008 STR r0,[sp,#0x20] ;392 +0003a2 9009 STR r0,[sp,#0x24] ;392 +0003a4 9005 STR r0,[sp,#0x14] ;392 +0003a6 9006 STR r0,[sp,#0x18] ;392 +0003a8 9002 STR r0,[sp,#8] ;392 +0003aa 9003 STR r0,[sp,#0xc] ;392 +0003ac 9004 STR r0,[sp,#0x10] ;392 +0003ae 9000 STR r0,[sp,#0] ;392 + |L2.944| +0003b0 9001 STR r0,[sp,#4] ;392 + |L2.946| +0003b2 230a MOVS r3,#0xa ;392 +0003b4 2200 MOVS r2,#0 ;392 +0003b6 211c MOVS r1,#0x1c ;392 +0003b8 69e0 LDR r0,[r4,#0x1c] ;392 ; g_rx_ctrl_handle +0003ba f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +0003be e06e B |L2.1182| + |L2.960| +0003c0 9014 STR r0,[sp,#0x50] ;400 +0003c2 9015 STR r0,[sp,#0x54] ;400 +0003c4 9016 STR r0,[sp,#0x58] ;400 +0003c6 9017 STR r0,[sp,#0x5c] ;400 +0003c8 9010 STR r0,[sp,#0x40] ;400 +0003ca 9011 STR r0,[sp,#0x44] ;400 +0003cc 9013 STR r0,[sp,#0x4c] ;400 +0003ce 900f STR r0,[sp,#0x3c] ;400 +0003d0 9012 STR r0,[sp,#0x48] ;400 +0003d2 900c STR r0,[sp,#0x30] ;400 +0003d4 900e STR r0,[sp,#0x38] ;400 +0003d6 900a STR r0,[sp,#0x28] ;400 +0003d8 900b STR r0,[sp,#0x2c] ;400 +0003da 900d STR r0,[sp,#0x34] ;400 +0003dc 9009 STR r0,[sp,#0x24] ;400 +0003de 9005 STR r0,[sp,#0x14] ;400 +0003e0 9006 STR r0,[sp,#0x18] ;400 +0003e2 9007 STR r0,[sp,#0x1c] ;400 +0003e4 9008 STR r0,[sp,#0x20] ;400 +0003e6 9004 STR r0,[sp,#0x10] ;400 +0003e8 9000 STR r0,[sp,#0] ;400 +0003ea 9001 STR r0,[sp,#4] ;400 +0003ec 9002 STR r0,[sp,#8] ;400 + |L2.1006| +0003ee 9003 STR r0,[sp,#0xc] ;400 +0003f0 2318 MOVS r3,#0x18 ;400 +0003f2 2200 MOVS r2,#0 ;400 +0003f4 211c MOVS r1,#0x1c ;400 +0003f6 69e0 LDR r0,[r4,#0x1c] ;400 ; g_rx_ctrl_handle +0003f8 f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd +0003fc e04f B |L2.1182| +0003fe e027 B |L2.1104| + |L2.1024| + DCD ||.data|| + |L2.1028| +000404 4e32305f DCB "N20_NT37701",0 +000408 4e543337 +00040c 37303100 + |L2.1040| +000410 5b25735d DCB "[%s] (%04d) r[%x] [%d] err!",0 +000414 20282530 +000418 34642920 +00041c 725b2578 +000420 5d205b25 +000424 645d2065 +000428 72722100 + |L2.1068| +00042c 5b25735d DCB "[%s] (%04d) r[%x] [%d] err!!!!!!",0 +000430 20282530 +000434 34642920 +000438 725b2578 +00043c 5d205b25 +000440 645d2065 +000444 72722121 +000448 21212121 +00044c 00 +00044d 00 DCB 0 +00044e 00 DCB 0 +00044f 00 DCB 0 + |L2.1104| +000450 901e STR r0,[sp,#0x78] ;409 +000452 901f STR r0,[sp,#0x7c] ;409 +000454 9020 STR r0,[sp,#0x80] ;409 +000456 901d STR r0,[sp,#0x74] ;409 +000458 9019 STR r0,[sp,#0x64] ;409 +00045a 901a STR r0,[sp,#0x68] ;409 +00045c 901b STR r0,[sp,#0x6c] ;409 +00045e 901c STR r0,[sp,#0x70] ;409 +000460 9015 STR r0,[sp,#0x54] ;409 +000462 9016 STR r0,[sp,#0x58] ;409 +000464 9017 STR r0,[sp,#0x5c] ;409 +000466 9018 STR r0,[sp,#0x60] ;409 +000468 9014 STR r0,[sp,#0x50] ;409 +00046a 9011 STR r0,[sp,#0x44] ;409 +00046c 9012 STR r0,[sp,#0x48] ;409 +00046e 9013 STR r0,[sp,#0x4c] ;409 +000470 900f STR r0,[sp,#0x3c] ;409 +000472 9010 STR r0,[sp,#0x40] ;409 +000474 900d STR r0,[sp,#0x34] ;409 +000476 900e STR r0,[sp,#0x38] ;409 +000478 900a STR r0,[sp,#0x28] ;409 +00047a 900b STR r0,[sp,#0x2c] ;409 +00047c 900c STR r0,[sp,#0x30] ;409 +00047e 9009 STR r0,[sp,#0x24] ;409 +000480 9005 STR r0,[sp,#0x14] ;409 +000482 9006 STR r0,[sp,#0x18] ;409 +000484 9007 STR r0,[sp,#0x1c] ;409 +000486 9008 STR r0,[sp,#0x20] ;409 +000488 9001 STR r0,[sp,#4] ;409 +00048a 9002 STR r0,[sp,#8] ;409 +00048c 9003 STR r0,[sp,#0xc] ;409 +00048e 9004 STR r0,[sp,#0x10] ;409 +000490 9000 STR r0,[sp,#0] ;409 +000492 2321 MOVS r3,#0x21 ;409 +000494 2200 MOVS r2,#0 ;409 +000496 211c MOVS r1,#0x1c ;409 +000498 69e0 LDR r0,[r4,#0x1c] ;409 ; g_rx_ctrl_handle +00049a f7fffffe BL hal_dsi_rx_ctrl_send_ack_cmd + |L2.1182| +;;;429 } +;;;430 +;;;431 return true; +00049e 2001 MOVS r0,#1 +;;;432 } +0004a0 b029 ADD sp,sp,#0xa4 +0004a2 bdf0 POP {r4-r7,pc} +;;;433 + ENDP + + + AREA ||i.ap_demo||, CODE, READONLY, ALIGN=2 + + ap_demo PROC +;;;2616 +;;;2617 void ap_demo(void) +000000 b508 PUSH {r3,lr} +;;;2618 { +;;;2619 hal_gpio_init_output(IO_PAD_TD_LEDPWM, IO_LVL_LOW); +000002 2100 MOVS r1,#0 +000004 200a MOVS r0,#0xa +000006 f7fffffe BL hal_gpio_init_output +;;;2620 hal_gpio_init_output(IO_PAD_AP_SWIRE, IO_LVL_LOW); +00000a 2100 MOVS r1,#0 +00000c 2004 MOVS r0,#4 +00000e f7fffffe BL hal_gpio_init_output +;;;2621 hal_gpio_init_output(IO_PAD_ADCIN, IO_LVL_LOW); +000012 2100 MOVS r1,#0 +000014 2014 MOVS r0,#0x14 +000016 f7fffffe BL hal_gpio_init_output +;;;2622 hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_LOW); // LED_ON +00001a 2100 MOVS r1,#0 +00001c 2013 MOVS r0,#0x13 +00001e f7fffffe BL hal_gpio_init_output +;;;2623 +;;;2624 TAU_LOGD("Note20 368 CSOT667 [%s %s]", __DATE__, __TIME__); +000022 a04c ADR r0,|L3.340| +000024 2229 MOVS r2,#0x29 +000026 9000 STR r0,[sp,#0] +000028 a34d ADR r3,|L3.352| +00002a 0192 LSLS r2,r2,#6 +00002c a14f ADR r1,|L3.364| +00002e a052 ADR r0,|L3.376| +000030 f7fffffe BL LOG_printf +;;;2625 // delayMs(20); +;;;2626 /* mipi rxʼ */ +;;;2627 open_mipi_rx(); +000034 f7fffffe BL open_mipi_rx +;;;2628 +;;;2629 tp_sleep_in = 1; +000038 4f59 LDR r7,|L3.416| +00003a 2601 MOVS r6,#1 +00003c 703e STRB r6,[r7,#0] +;;;2630 app_tp_I2C_init(); +00003e f7fffffe BL app_tp_I2C_init +;;;2631 +;;;2632 //#ifdef ADD_PWM_OUTPUT_FOR_BL +;;;2633 // PWM_init(); +;;;2634 //#endif +;;;2635 +;;;2636 /* TP1.8е֮ǰʹTEʾ֮лΪӲTE */ +;;;2637 // soft_te_timer_init(); +;;;2638 /* mipi tx ʼ*/ +;;;2639 delayMs(20); +000042 2014 MOVS r0,#0x14 +000044 f7fffffe BL delayMs +;;;2640 init_mipi_tx(); +000048 f7fffffe BL init_mipi_tx +;;;2641 +;;;2642 /* touch ģʼ */ +;;;2643 #ifndef DISPLAY_ONLY +;;;2644 app_tp_init(); +00004c f7fffffe BL app_tp_init +;;;2645 #endif +;;;2646 +;;;2647 #ifdef ADD_TIMER3_FUNCTION +;;;2648 tp_sleep_count = 0; +000050 4854 LDR r0,|L3.420| +000052 2500 MOVS r5,#0 +000054 7005 STRB r5,[r0,#0] +;;;2649 tp_sleep_clk_count = 0; +000056 4854 LDR r0,|L3.424| +;;;2650 phone_DisplayOFF_count=1; +000058 4c54 LDR r4,|L3.428| +00005a 7005 STRB r5,[r0,#0] ;2649 +00005c 8226 STRH r6,[r4,#0x10] +;;;2651 hal_timer_init(TIMER_NUM3); +00005e 2003 MOVS r0,#3 +000060 f7fffffe BL hal_timer_init +;;;2652 hal_timer_start(TIMER_NUM3, 10, soft_timer3_cb, NULL); +000064 2300 MOVS r3,#0 +000066 4a52 LDR r2,|L3.432| +000068 210a MOVS r1,#0xa +00006a 2003 MOVS r0,#3 +00006c f7fffffe BL hal_timer_start +;;;2653 TAU_LOGD("start timer3"); +000070 4a50 LDR r2,|L3.436| +000072 a13e ADR r1,|L3.364| +000074 a050 ADR r0,|L3.440| +000076 f7fffffe BL LOG_printf + |L3.122| +;;;2654 #endif +;;;2655 +;;;2656 while (1) +;;;2657 { +;;;2658 if (start_display_on == true) +00007a 7860 LDRB r0,[r4,#1] ; start_display_on +00007c 2800 CMP r0,#0 +00007e d023 BEQ |L3.200| +;;;2659 { +;;;2660 if ((g_exit_sleep_mode == true) || (g_panel_display_cnt==0)) +000080 78e0 LDRB r0,[r4,#3] ; g_exit_sleep_mode +000082 79e1 LDRB r1,[r4,#7] ; g_panel_display_cnt +000084 1e40 SUBS r0,r0,#1 +000086 4208 TST r0,r1 +000088 d11e BNE |L3.200| +00008a f7fffffe BL init_panel +00008e 6a20 LDR r0,[r4,#0x20] ; g_tx_ctrl_handle +000090 f7fffffe BL hal_dsi_tx_ctrl_start +000094 2064 MOVS r0,#0x64 +000096 f7fffffe BL delayMs +00009a 2329 MOVS r3,#0x29 +00009c 2201 MOVS r2,#1 +00009e 2100 MOVS r1,#0 +0000a0 2005 MOVS r0,#5 +0000a2 f7fffffe BL hal_dsi_tx_ctrl_write_cmd +0000a6 2128 MOVS r1,#0x28 +0000a8 2002 MOVS r0,#2 +0000aa f7fffffe BL Gpio_swire_output +0000ae 4a41 LDR r2,|L3.436| +0000b0 71a6 STRB r6,[r4,#6] +0000b2 3a9c SUBS r2,r2,#0x9c +0000b4 4947 LDR r1,|L3.468| +0000b6 a048 ADR r0,|L3.472| +0000b8 f7fffffe BL LOG_printf +;;;2661 { +;;;2662 tx_display_on(); +;;;2663 app_tp_phone_clear_reset_on(); +0000bc f7fffffe BL app_tp_phone_clear_reset_on +;;;2664 #ifndef DISABLE_TDDI_I2C_FUNCTION +;;;2665 /* TP ģͨѶʼ */ +;;;2666 app_tp_transfer_screen_start(); +0000c0 f7fffffe BL app_tp_transfer_screen_start +;;;2667 #endif +;;;2668 g_panel_display_cnt = 0; +0000c4 71e5 STRB r5,[r4,#7] +;;;2669 start_display_on = false; +0000c6 7065 STRB r5,[r4,#1] + |L3.200| +;;;2670 } +;;;2671 } +;;;2672 // #ifdef ADD_PWM_OUTPUT_FOR_BL +;;;2673 // PWM_Task(); +;;;2674 // #endif +;;;2675 if(phone_DisplayOFF_flag==1) +0000c8 7a60 LDRB r0,[r4,#9] ; phone_DisplayOFF_flag +0000ca 2801 CMP r0,#1 +;;;2676 { +;;;2677 if(phone_DisplayOFF_count>950) +;;;2678 { +;;;2679 phone_DisplayOFF_count=0; +;;;2680 phone_start_flag=1; +;;;2681 } +;;;2682 } +;;;2683 else +;;;2684 { +;;;2685 if(phone_DisplayOFF_count>20) +0000cc 8a20 LDRH r0,[r4,#0x10] ; phone_DisplayOFF_count +0000ce d03b BEQ |L3.328| +0000d0 2814 CMP r0,#0x14 +0000d2 d905 BLS |L3.224| +;;;2686 { +;;;2687 phone_DisplayOFF_count=0; +0000d4 8225 STRH r5,[r4,#0x10] +;;;2688 phone_start_flag=1; +0000d6 7226 STRB r6,[r4,#8] +;;;2689 hal_gpio_set_output_data(IO_PAD_AP_INT, IO_LVL_LOW);//ͣ˫2~3s޴.jason_su +0000d8 2100 MOVS r1,#0 +0000da 2002 MOVS r0,#2 +0000dc f7fffffe BL hal_gpio_set_output_data + |L3.224| +;;;2690 } +;;;2691 } +;;;2692 +;;;2693 #if ADD_TP_CALIBRATION +;;;2694 app_tp_calibration_exec(); +0000e0 f7fffffe BL app_tp_calibration_exec +;;;2695 #endif +;;;2696 +;;;2697 #ifndef DISABLE_TDDI_I2C_FUNCTION +;;;2698 /* ȴ TP жϱTP Эת */ +;;;2699 app_tp_transfer_screen_int(); +0000e4 f7fffffe BL app_tp_transfer_screen_int + |L3.232| +;;;2700 #endif +;;;2701 +;;;2702 while (hal_dsi_rx_ctrl_dsc_async_handler(g_rx_ctrl_handle)) +0000e8 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +0000ea f7fffffe BL hal_dsi_rx_ctrl_dsc_async_handler +0000ee 2800 CMP r0,#0 +0000f0 d1fa BNE |L3.232| +;;;2703 { +;;;2704 } +;;;2705 +;;;2706 #if ENABLE_TP_WAKE_UP +;;;2707 if (g_need_enter_sleep_mode) +0000f2 78a0 LDRB r0,[r4,#2] ; g_need_enter_sleep_mode +0000f4 2800 CMP r0,#0 +0000f6 d0c0 BEQ |L3.122| +;;;2708 { +;;;2709 // hal_gpio_init_output(IO_PAD_TD_LEDPWM, IO_LVL_HIGH); +;;;2710 tp_sleep_in=1; +0000f8 703e STRB r6,[r7,#0] +;;;2711 #if ENABLE_TP_WAKE_UP +;;;2712 hal_gpio_set_ap_reset_int(ENABLE, ap_reset_cb, DETECT_RISING_EDGE); +0000fa 2202 MOVS r2,#2 +0000fc 493b LDR r1,|L3.492| +0000fe 2001 MOVS r0,#1 +000100 f7fffffe BL hal_gpio_set_ap_reset_int +;;;2713 #endif +;;;2714 /* FIXME stop more model */ +;;;2715 hal_dsi_tx_ctrl_stop(g_tx_ctrl_handle); +000104 6a20 LDR r0,[r4,#0x20] ; g_tx_ctrl_handle +000106 f7fffffe BL hal_dsi_tx_ctrl_stop +;;;2716 hal_dsi_tx_ctrl_deinit(g_tx_ctrl_handle); +00010a 6a20 LDR r0,[r4,#0x20] ; g_tx_ctrl_handle +00010c f7fffffe BL hal_dsi_tx_ctrl_deinit +;;;2717 hal_dsi_rx_ctrl_stop(g_rx_ctrl_handle); +000110 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +000112 f7fffffe BL hal_dsi_rx_ctrl_stop +;;;2718 hal_dsi_rx_ctrl_deinit(g_rx_ctrl_handle); +000116 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +000118 f7fffffe BL hal_dsi_rx_ctrl_deinit +;;;2719 +;;;2720 hal_swire_open(DISABLE); +00011c 2000 MOVS r0,#0 +00011e f7fffffe BL hal_swire_open +;;;2721 hal_swire_deinit(); +000122 f7fffffe BL hal_swire_deinit +;;;2722 hal_timer_stop(SWIRE_TIMER); +000126 2001 MOVS r0,#1 +000128 f7fffffe BL hal_timer_stop +;;;2723 hal_timer_deinit(SWIRE_TIMER); +00012c 2001 MOVS r0,#1 +00012e f7fffffe BL hal_timer_deinit +;;;2724 +;;;2725 hal_system_set_vcc(false); +000132 2000 MOVS r0,#0 +000134 f7fffffe BL hal_system_set_vcc +;;;2726 TAU_LOGD("disable video path \n"); +000138 4a1e LDR r2,|L3.436| +00013a a10c ADR r1,|L3.364| +00013c 3249 ADDS r2,r2,#0x49 +00013e a02c ADR r0,|L3.496| +000140 f7fffffe BL LOG_printf +;;;2727 g_need_enter_sleep_mode = false; +000144 70a5 STRB r5,[r4,#2] +000146 e798 B |L3.122| + |L3.328| +000148 4932 LDR r1,|L3.532| +00014a 4288 CMP r0,r1 ;2677 +00014c d9c8 BLS |L3.224| +00014e 8225 STRH r5,[r4,#0x10] ;2679 +000150 7226 STRB r6,[r4,#8] ;2680 +000152 e7c5 B |L3.224| +;;;2728 } +;;;2729 #endif +;;;2730 +;;;2731 #if RUN_TEST +;;;2732 g_run_test_cnt++; +;;;2733 if (g_run_test_cnt > 0x7fffff) +;;;2734 { +;;;2735 TAU_LOGD("system run"); +;;;2736 g_run_test_cnt = 0; +;;;2737 } +;;;2738 #endif +;;;2739 +;;;2740 /* enter idle mode*/ +;;;2741 //hal_system_idle_mode(true); +;;;2742 } +;;;2743 } +;;;2744 + ENDP + + |L3.340| +000154 31313a33 DCB "11:30:22",0 +000158 303a3232 +00015c 00 +00015d 00 DCB 0 +00015e 00 DCB 0 +00015f 00 DCB 0 + |L3.352| +000160 4a756c20 DCB "Jul 6 2023",0 +000164 20362032 +000168 30323300 + |L3.364| +00016c 4e32305f DCB "N20_NT37701",0 +000170 4e543337 +000174 37303100 + |L3.376| +000178 5b25735d DCB "[%s] (%04d) Note20 368 CSOT667 [%s %s]",0 +00017c 20282530 +000180 34642920 +000184 4e6f7465 +000188 32302033 +00018c 36382043 +000190 534f5436 +000194 3637205b +000198 25732025 +00019c 735d00 +00019f 00 DCB 0 + |L3.416| + DCD tp_sleep_in + |L3.420| + DCD tp_sleep_count + |L3.424| + DCD tp_sleep_clk_count + |L3.428| + DCD ||.data|| + |L3.432| + DCD soft_timer3_cb + |L3.436| + DCD 0x00000a5d + |L3.440| +0001b8 5b25735d DCB "[%s] (%04d) start timer3",0 +0001bc 20282530 +0001c0 34642920 +0001c4 73746172 +0001c8 74207469 +0001cc 6d657233 +0001d0 00 +0001d1 00 DCB 0 +0001d2 00 DCB 0 +0001d3 00 DCB 0 + |L3.468| + DCD ||i.set_tear_on||+0x4c + |L3.472| +0001d8 5b25735d DCB "[%s] (%04d) 29--",0 +0001dc 20282530 +0001e0 34642920 +0001e4 32392d2d +0001e8 00 +0001e9 00 DCB 0 +0001ea 00 DCB 0 +0001eb 00 DCB 0 + |L3.492| + DCD ap_reset_cb + |L3.496| +0001f0 5b25735d DCB "[%s] (%04d) disable video path \n",0 +0001f4 20282530 +0001f8 34642920 +0001fc 64697361 +000200 626c6520 +000204 76696465 +000208 6f207061 +00020c 7468200a +000210 00 +000211 00 DCB 0 +000212 00 DCB 0 +000213 00 DCB 0 + |L3.532| + DCD 0x000003b6 + + AREA ||i.ap_get_reg_ca||, CODE, READONLY, ALIGN=2 + + ap_get_reg_ca PROC +;;;1089 +;;;1090 static bool ap_get_reg_ca(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b538 PUSH {r3-r5,lr} +;;;1091 { +;;;1092 value_reg_ca = (dcs_packet->packet_param[1] << 8)+ dcs_packet->packet_param[2]; +000002 68c8 LDR r0,[r1,#0xc] +000004 4c0c LDR r4,|L4.56| +000006 7842 LDRB r2,[r0,#1] +000008 7880 LDRB r0,[r0,#2] +00000a 0212 LSLS r2,r2,#8 +00000c 1810 ADDS r0,r2,r0 +00000e b283 UXTH r3,r0 +000010 8263 STRH r3,[r4,#0x12] +;;;1093 TAU_LOGD("CA[%x] Len[%d]\n", value_reg_ca, dcs_packet->param_length); +000012 6888 LDR r0,[r1,#8] +000014 9000 STR r0,[sp,#0] +000016 4a09 LDR r2,|L4.60| +000018 a109 ADR r1,|L4.64| +00001a a00c ADR r0,|L4.76| +00001c f7fffffe BL LOG_printf +;;;1094 +;;;1095 if ((flag_b1 <3) &&(flag_ca <3)) +000020 7aa0 LDRB r0,[r4,#0xa] ; flag_b1 +000022 2803 CMP r0,#3 +000024 d204 BCS |L4.48| +000026 7ae0 LDRB r0,[r4,#0xb] ; flag_ca +000028 2803 CMP r0,#3 +00002a d201 BCS |L4.48| +00002c 1c40 ADDS r0,r0,#1 +;;;1096 { +;;;1097 flag_ca++; +00002e 72e0 STRB r0,[r4,#0xb] + |L4.48| +;;;1098 } +;;;1099 if (flag_ca ==3) +000030 7ae0 LDRB r0,[r4,#0xb] ; flag_ca +;;;1100 return true; +;;;1101 +;;;1102 // printf("B1[%4x],CA[%x] [%d]!!\n", value_reg_b1, value_reg_ca, read_bl_data); +;;;1103 translate_data(); +;;;1104 return true; +000032 2001 MOVS r0,#1 +;;;1105 } +000034 bd38 POP {r3-r5,pc} +;;;1106 + ENDP + +000036 0000 DCW 0x0000 + |L4.56| + DCD ||.data|| + |L4.60| + DCD 0x00000445 + |L4.64| +000040 4e32305f DCB "N20_NT37701",0 +000044 4e543337 +000048 37303100 + |L4.76| +00004c 5b25735d DCB "[%s] (%04d) CA[%x] Len[%d]\n",0 +000050 20282530 +000054 34642920 +000058 43415b25 +00005c 785d204c +000060 656e5b25 +000064 645d0a00 + + AREA ||i.ap_get_reg_df||, CODE, READONLY, ALIGN=2 + + ap_get_reg_df PROC +;;;1153 +;;;1154 static bool ap_get_reg_df(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b570 PUSH {r4-r6,lr} +;;;1155 { +000002 b08e SUB sp,sp,#0x38 +;;;1156 ccm_coef_t ccm; +;;;1157 ccm.coef_c00 = 255; +;;;1158 ccm.coef_c01 = 0; +000004 2000 MOVS r0,#0 +000006 22ff MOVS r2,#0xff ;1157 +;;;1159 ccm.coef_c02 = 0; +000008 9006 STR r0,[sp,#0x18] +;;;1160 ccm.coef_c10 = 0; +00000a 9007 STR r0,[sp,#0x1c] +;;;1161 ccm.coef_c11 = 255; +00000c 9205 STR r2,[sp,#0x14] +;;;1162 ccm.coef_c12 = 0; +00000e 9008 STR r0,[sp,#0x20] +;;;1163 ccm.coef_c20 = 0; +000010 900a STR r0,[sp,#0x28] +;;;1164 ccm.coef_c21 = 0; +000012 900b STR r0,[sp,#0x2c] +;;;1165 ccm.coef_c22 = 255; +000014 9209 STR r2,[sp,#0x24] +;;;1166 +;;;1167 #ifdef ADD_PANEL_DISPLAY_MODE +;;;1168 value_reg_df = (dcs_packet->packet_param[35] << 8) + dcs_packet->packet_param[33]; +000016 920d STR r2,[sp,#0x34] +000018 900c STR r0,[sp,#0x30] +00001a 68cb LDR r3,[r1,#0xc] +00001c 4619 MOV r1,r3 +00001e 3120 ADDS r1,r1,#0x20 +000020 78c8 LDRB r0,[r1,#3] +000022 784c LDRB r4,[r1,#1] +000024 0200 LSLS r0,r0,#8 +000026 1904 ADDS r4,r0,r4 +000028 4817 LDR r0,|L5.136| +;;;1169 panel_mode = dcs_packet->packet_param[0]; +00002a 6244 STR r4,[r0,#0x24] ; value_reg_df +00002c 781d LDRB r5,[r3,#0] +00002e 7345 STRB r5,[r0,#0xd] +;;;1170 panel_r =dcs_packet->packet_param[49]; +000030 7c4c LDRB r4,[r1,#0x11] +000032 8284 STRH r4,[r0,#0x14] +;;;1171 panel_g =dcs_packet->packet_param[51]; +000034 7ccb LDRB r3,[r1,#0x13] +000036 82c3 STRH r3,[r0,#0x16] +;;;1172 panel_b =dcs_packet->packet_param[53]; +000038 7d4e LDRB r6,[r1,#0x15] +00003a 8306 STRH r6,[r0,#0x18] +00003c a909 ADD r1,sp,#0x24 ;1156 +;;;1173 // TAU_LOGD("value_reg_df[%4x],panel_mode[%4x],panel_r[%4x],panel_g[%4x],panel_b[%4x]", value_reg_df,panel_mode,panel_r,panel_g,panel_b); +;;;1174 +;;;1175 if (panel_mode ==00) +00003e 2d00 CMP r5,#0 +000040 d01d BEQ |L5.126| +;;;1176 { +;;;1177 //ģʽ +;;;1178 +;;;1179 #ifdef USE_FOR_S10_BLUE_MODE +;;;1180 //panel_r =256-RATIO_VALUE*(0xFF-panel_r); +;;;1181 //panel_g =256-RATIO_VALUE*(0xFF-panel_g); +;;;1182 //panel_b =256-RATIO_VALUE*(0xFF-panel_b); +;;;1183 // hal_dsi_rx_ctrl_set_cus_pq_gain(g_rx_ctrl_handle,panel_r,panel_g,panel_b); +;;;1184 ccm.coef_c00 = panel_r; +;;;1185 ccm.coef_c11 = panel_g; +;;;1186 ccm.coef_c22 = panel_b; +;;;1187 hal_dsi_tx_ctrl_set_ccm(ccm); +;;;1188 +;;;1189 #else +;;;1190 +;;;1191 value_reg_df =value_reg_df&0xFF; +;;;1192 switch(value_reg_df) +;;;1193 { +;;;1194 case 0xC1: +;;;1195 case 0xC3: +;;;1196 value_blue = BLUE_MIN; +;;;1197 break; +;;;1198 +;;;1199 case 0xCF: +;;;1200 case 0xD0: +;;;1201 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)/BLUE_STEP; +;;;1202 break; +;;;1203 +;;;1204 case 0xD8: +;;;1205 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*2/BLUE_STEP; +;;;1206 break; +;;;1207 +;;;1208 case 0xDE: +;;;1209 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*3/BLUE_STEP; +;;;1210 break; +;;;1211 +;;;1212 case 0xE4: +;;;1213 case 0xE5: +;;;1214 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*4/BLUE_STEP; +;;;1215 break; +;;;1216 +;;;1217 case 0xE9: +;;;1218 case 0xEA: +;;;1219 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*5/BLUE_STEP; +;;;1220 break; +;;;1221 +;;;1222 case 0xED: +;;;1223 case 0xEE: +;;;1224 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*6/BLUE_STEP; +;;;1225 break; +;;;1226 +;;;1227 case 0xF1: +;;;1228 case 0xF2: +;;;1229 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*7/BLUE_STEP; +;;;1230 break; +;;;1231 +;;;1232 case 0xF4: +;;;1233 case 0xF5: +;;;1234 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*8/BLUE_STEP; +;;;1235 break; +;;;1236 +;;;1237 case 0xF7: +;;;1238 case 0xF8: +;;;1239 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*9/BLUE_STEP; +;;;1240 break; +;;;1241 +;;;1242 case 0xFA: +;;;1243 value_blue = BLUE_MAX; +;;;1244 break; +;;;1245 +;;;1246 default: +;;;1247 case 0xFF: +;;;1248 value_blue = 0; +;;;1249 break; +;;;1250 +;;;1251 } +;;;1252 hal_dsi_rx_ctrl_set_cus_pq_gain(g_rx_ctrl_handle,256,256,256); +;;;1253 hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); +;;;1254 +;;;1255 #endif +;;;1256 +;;;1257 } +;;;1258 else +;;;1259 { +;;;1260 #ifndef USE_FOR_S10_BLUE_MODE +;;;1261 value_blue =0; +;;;1262 hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); //ģʽs8+/s9+ +;;;1263 #endif +;;;1264 +;;;1265 //һ㣬ЧԡҪݿͻҪϸ +;;;1266 +;;;1267 panel_r =256-RATIO_VALUE*(0xFF-panel_r); +000042 1b14 SUBS r4,r2,r4 +000044 0065 LSLS r5,r4,#1 +000046 1c54 ADDS r4,r2,#1 +;;;1268 panel_g =256-RATIO_VALUE*(0xFF-panel_g); +000048 1ad3 SUBS r3,r2,r3 +00004a 1b65 SUBS r5,r4,r5 ;1267 +00004c 005b LSLS r3,r3,#1 +00004e 1ae3 SUBS r3,r4,r3 +;;;1269 panel_b =256-RATIO_VALUE*(0xFF-panel_b); +000050 1b92 SUBS r2,r2,r6 +000052 b2ad UXTH r5,r5 ;1267 +000054 0052 LSLS r2,r2,#1 +000056 8285 STRH r5,[r0,#0x14] ;1267 +000058 b29b UXTH r3,r3 ;1268 +00005a 1aa2 SUBS r2,r4,r2 +00005c 82c3 STRH r3,[r0,#0x16] ;1268 +00005e b292 UXTH r2,r2 +000060 8302 STRH r2,[r0,#0x18] +;;;1270 // hal_dsi_rx_ctrl_set_cus_pq_gain(g_rx_ctrl_handle,panel_r,panel_g,panel_b); +;;;1271 +;;;1272 ccm.coef_c00 = panel_r; +;;;1273 ccm.coef_c11 = panel_g; +;;;1274 ccm.coef_c22 = panel_b; +000062 9505 STR r5,[sp,#0x14] +000064 9309 STR r3,[sp,#0x24] +000066 920d STR r2,[sp,#0x34] + |L5.104| +;;;1275 hal_dsi_tx_ctrl_set_ccm(ccm); +000068 2214 MOVS r2,#0x14 +00006a 4668 MOV r0,sp +00006c f7fffffe BL __aeabi_memcpy4 +000070 ad05 ADD r5,sp,#0x14 +000072 cd0f LDM r5!,{r0-r3} +000074 f7fffffe BL hal_dsi_tx_ctrl_set_ccm +;;;1276 } +;;;1277 +;;;1278 #ifndef USE_FOR_S10_BLUE_MODE +;;;1279 if (blue_flag==0) +;;;1280 { +;;;1281 blue_flag =1; +;;;1282 delayMs(20); +;;;1283 hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); +;;;1284 } +;;;1285 #endif +;;;1286 +;;;1287 #else +;;;1288 value_reg_df = (dcs_packet->packet_param[35] << 8) + dcs_packet->packet_param[33]; +;;;1289 +;;;1290 value_reg_df =value_reg_df&0xFF; +;;;1291 switch(value_reg_df) +;;;1292 { +;;;1293 case 0xC1: +;;;1294 case 0xC3: +;;;1295 value_blue = BLUE_MIN; +;;;1296 break; +;;;1297 +;;;1298 case 0xCF: +;;;1299 case 0xD0: +;;;1300 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)/BLUE_STEP; +;;;1301 break; +;;;1302 +;;;1303 case 0xD8: +;;;1304 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*2/BLUE_STEP; +;;;1305 break; +;;;1306 +;;;1307 case 0xDE: +;;;1308 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*3/BLUE_STEP; +;;;1309 break; +;;;1310 +;;;1311 case 0xE4: +;;;1312 case 0xE5: +;;;1313 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*4/BLUE_STEP; +;;;1314 break; +;;;1315 +;;;1316 case 0xE9: +;;;1317 case 0xEA: +;;;1318 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*5/BLUE_STEP; +;;;1319 break; +;;;1320 +;;;1321 case 0xED: +;;;1322 case 0xEE: +;;;1323 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*6/BLUE_STEP; +;;;1324 break; +;;;1325 +;;;1326 case 0xF1: +;;;1327 case 0xF2: +;;;1328 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*7/BLUE_STEP; +;;;1329 break; +;;;1330 +;;;1331 case 0xF4: +;;;1332 case 0xF5: +;;;1333 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*8/BLUE_STEP; +;;;1334 break; +;;;1335 +;;;1336 case 0xF7: +;;;1337 case 0xF8: +;;;1338 value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*9/BLUE_STEP; +;;;1339 break; +;;;1340 +;;;1341 case 0xFA: +;;;1342 value_blue = BLUE_MAX; +;;;1343 break; +;;;1344 +;;;1345 default: +;;;1346 case 0xFF: +;;;1347 value_blue = 0; +;;;1348 break; +;;;1349 +;;;1350 } +;;;1351 +;;;1352 TAU_LOGD("df[%4x]", value_reg_df); +;;;1353 hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); +;;;1354 if (blue_flag==0) +;;;1355 { +;;;1356 blue_flag =1; +;;;1357 delayMs(20); +;;;1358 hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); +;;;1359 } +;;;1360 #endif +;;;1361 +;;;1362 return true; +000078 2001 MOVS r0,#1 +;;;1363 } +00007a b00e ADD sp,sp,#0x38 +00007c bd70 POP {r4-r6,pc} + |L5.126| +00007e 960d STR r6,[sp,#0x34] ;1187 +000080 9405 STR r4,[sp,#0x14] ;1187 +000082 9309 STR r3,[sp,#0x24] ;1187 +000084 e7f0 B |L5.104| +;;;1364 + ENDP + +000086 0000 DCW 0x0000 + |L5.136| + DCD ||.data|| + + AREA ||i.ap_reset_cb||, CODE, READONLY, ALIGN=2 + + ap_reset_cb PROC +;;;154 #if ENABLE_TP_WAKE_UP +;;;155 static void ap_reset_cb(void *data) +000000 22a0 MOVS r2,#0xa0 +;;;156 { +;;;157 /* лԴ */ +;;;158 // hal_gpio_set_output_data_ex(POWER_IO_B, IO_LVL_HIGH, POWER_IO_A, IO_LVL_LOW); +;;;159 /* VCC */ +;;;160 TAU_LOGD("ap reset!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n"); +000002 a109 ADR r1,|L6.40| +000004 a00b ADR r0,|L6.52| +000006 f7fffffe BL LOG_printf +;;;161 //delayMs(20); +;;;162 hal_system_set_pvd(true); +00000a 2001 MOVS r0,#1 +00000c f7fffffe BL hal_system_set_pvd +;;;163 hal_system_set_vcc(true); +000010 2001 MOVS r0,#1 +000012 f7fffffe BL hal_system_set_vcc +000016 f3bf8f4f DSB +00001a 4915 LDR r1,|L6.112| +00001c 4813 LDR r0,|L6.108| +00001e 60c8 STR r0,[r1,#0xc] +000020 f3bf8f4f DSB + |L6.36| +000024 bf00 NOP +000026 e7fd B |L6.36| +;;;164 NVIC_SystemReset(); +;;;165 } +;;;166 #endif + ENDP + + |L6.40| +000028 4e32305f DCB "N20_NT37701",0 +00002c 4e543337 +000030 37303100 + |L6.52| +000034 5b25735d DCB "[%s] (%04d) ap reset!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n" +000038 20282530 +00003c 34642920 +000040 61702072 +000044 65736574 +000048 21212121 +00004c 21212121 +000050 21212121 +000054 21212121 +000058 21212121 +00005c 21212121 +000060 21212121 +000064 21212121 +000068 210a +00006a 00 DCB 0 +00006b 00 DCB 0 + |L6.108| + DCD 0x05fa0004 + |L6.112| + DCD 0xe000ed00 + + AREA ||i.ap_set_backlight_51||, CODE, READONLY, ALIGN=2 + + ap_set_backlight_51 PROC +;;;1106 +;;;1107 static bool ap_set_backlight_51(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b57c PUSH {r2-r6,lr} +;;;1108 { +;;;1109 uint16_t rd_51_val; //0x0003~0x03FF[1020](0x66֮䣬0x1C5~15B) => (0x6F~0x7FF)[1936] +;;;1110 +;;;1111 rd_51_val = dcs_packet->packet_param[0]; +000002 68ca LDR r2,[r1,#0xc] +000004 7810 LDRB r0,[r2,#0] +;;;1112 rd_51_val = (rd_51_val<<8); +000006 0201 LSLS r1,r0,#8 +;;;1113 rd_51_val |= dcs_packet->packet_param[1]; +000008 7850 LDRB r0,[r2,#1] +00000a 4308 ORRS r0,r0,r1 +;;;1114 +;;;1115 // TAU_LOGD("51[%04X]", rd_51_val); +;;;1116 +;;;1117 rd_51_val = (rd_51_val-0x03)*1936/1020+0x6F; +00000c 2179 MOVS r1,#0x79 +00000e 0109 LSLS r1,r1,#4 +000010 1ec0 SUBS r0,r0,#3 +000012 4348 MULS r0,r1,r0 +000014 21ff MOVS r1,#0xff +000016 0089 LSLS r1,r1,#2 +000018 f7fffffe BL __aeabi_idivmod +00001c 306f ADDS r0,r0,#0x6f +00001e b280 UXTH r0,r0 +;;;1118 if (rd_51_val>0x15B && rd_51_val < 0x1C5) +000020 4601 MOV r1,r0 +000022 39ff SUBS r1,r1,#0xff +000024 395d SUBS r1,r1,#0x5d +000026 2969 CMP r1,#0x69 +000028 d201 BCS |L7.46| +;;;1119 rd_51_val = 0x15B; +00002a 20ff MOVS r0,#0xff +00002c 305c ADDS r0,r0,#0x5c + |L7.46| +;;;1120 +;;;1121 if (g_power_on_flag || g_en_adj_bl){ +00002e 4c0b LDR r4,|L7.92| +;;;1122 hal_dsi_tx_ctrl_write_cmd(0x39, 0, 3, 0x51, rd_51_val>>8, rd_51_val&0x00FF); +;;;1123 // TAU_LOGD("51[%04X--1]", rd_51_val); +;;;1124 } +;;;1125 else{ +;;;1126 hal_dsi_tx_ctrl_write_cmd(0x39, 0, 3, 0x51, 0x00, 0x01); +000030 2501 MOVS r5,#1 +000032 7921 LDRB r1,[r4,#4] ;1121 ; g_power_on_flag +000034 7962 LDRB r2,[r4,#5] ;1121 ; g_en_adj_bl +000036 4311 ORRS r1,r1,r2 ;1121 +000038 2900 CMP r1,#0 ;1121 +00003a d004 BEQ |L7.70| +00003c b2c1 UXTB r1,r0 ;1122 +00003e 0a00 LSRS r0,r0,#8 ;1122 +000040 9101 STR r1,[sp,#4] ;1122 +000042 9000 STR r0,[sp,#0] ;1122 +000044 e002 B |L7.76| + |L7.70| +000046 2000 MOVS r0,#0 +000048 9501 STR r5,[sp,#4] +00004a 9000 STR r0,[sp,#0] + |L7.76| +00004c 2351 MOVS r3,#0x51 +00004e 2203 MOVS r2,#3 +000050 2100 MOVS r1,#0 +000052 2039 MOVS r0,#0x39 +000054 f7fffffe BL hal_dsi_tx_ctrl_write_cmd +;;;1127 // TAU_LOGD("51[%04X--0]", rd_51_val); +;;;1128 } +;;;1129 g_en_adj_bl = true; +000058 7165 STRB r5,[r4,#5] +;;;1130 } +00005a bd7c POP {r2-r6,pc} +;;;1131 + ENDP + + |L7.92| + DCD ||.data|| + + AREA ||i.ap_set_display_off||, CODE, READONLY, ALIGN=2 + + ap_set_display_off PROC +;;;463 +;;;464 static bool ap_set_display_off(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b510 PUSH {r4,lr} +;;;465 { +;;;466 TAU_LOGD("disp off"); +000002 22ff MOVS r2,#0xff +000004 32d3 ADDS r2,r2,#0xd3 +000006 a107 ADR r1,|L8.36| +000008 a009 ADR r0,|L8.48| +00000a f7fffffe BL LOG_printf +;;;467 +;;;468 g_en_adj_bl = false; +00000e 490e LDR r1,|L8.72| +000010 2000 MOVS r0,#0 +000012 7148 STRB r0,[r1,#5] +;;;469 hal_dsi_tx_ctrl_write_cmd(0x05, 0, 2, 0x28); +000014 4601 MOV r1,r0 +000016 2328 MOVS r3,#0x28 +000018 2202 MOVS r2,#2 +00001a 2005 MOVS r0,#5 +00001c f7fffffe BL hal_dsi_tx_ctrl_write_cmd +;;;470 +;;;471 return true; +000020 2001 MOVS r0,#1 +;;;472 } +000022 bd10 POP {r4,pc} +;;;473 + ENDP + + |L8.36| +000024 4e32305f DCB "N20_NT37701",0 +000028 4e543337 +00002c 37303100 + |L8.48| +000030 5b25735d DCB "[%s] (%04d) disp off",0 +000034 20282530 +000038 34642920 +00003c 64697370 +000040 206f6666 +000044 00 +000045 00 DCB 0 +000046 00 DCB 0 +000047 00 DCB 0 + |L8.72| + DCD ||.data|| + + AREA ||i.ap_set_display_on||, CODE, READONLY, ALIGN=2 + + ap_set_display_on PROC +;;;494 +;;;495 static bool ap_set_display_on(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b510 PUSH {r4,lr} +;;;496 { +;;;497 TAU_LOGD("disp on"); +000002 22ff MOVS r2,#0xff +000004 32f2 ADDS r2,r2,#0xf2 +000006 a103 ADR r1,|L9.20| +000008 a005 ADR r0,|L9.32| +00000a f7fffffe BL LOG_printf +;;;498 return true; +00000e 2001 MOVS r0,#1 +;;;499 } +000010 bd10 POP {r4,pc} +;;;500 + ENDP + +000012 0000 DCW 0x0000 + |L9.20| +000014 4e32305f DCB "N20_NT37701",0 +000018 4e543337 +00001c 37303100 + |L9.32| +000020 5b25735d DCB "[%s] (%04d) disp on",0 +000024 20282530 +000028 34642920 +00002c 64697370 +000030 206f6e00 + + AREA ||i.ap_set_enter_sleep_mode||, CODE, READONLY, ALIGN=2 + + ap_set_enter_sleep_mode PROC +;;;473 +;;;474 static bool ap_set_enter_sleep_mode(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b510 PUSH {r4,lr} +;;;475 { +;;;476 hal_dsi_rx_ctrl_set_sw_tear_mode(g_rx_ctrl_handle); +000002 4c15 LDR r4,|L10.88| +000004 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +000006 f7fffffe BL hal_dsi_rx_ctrl_set_sw_tear_mode +;;;477 delayMs(10); +00000a 200a MOVS r0,#0xa +00000c f7fffffe BL delayMs +;;;478 Gpio_swire_output(0, 0); +000010 2100 MOVS r1,#0 +000012 4608 MOV r0,r1 +000014 f7fffffe BL Gpio_swire_output +;;;479 delayMs(10); +000018 200a MOVS r0,#0xa +00001a f7fffffe BL delayMs +;;;480 hal_dsi_tx_ctrl_write_cmd(0x05, 0, 2, 0x10); +00001e 2310 MOVS r3,#0x10 +000020 2202 MOVS r2,#2 +000022 2100 MOVS r1,#0 +000024 2005 MOVS r0,#5 +000026 f7fffffe BL hal_dsi_tx_ctrl_write_cmd +;;;481 delayMs(20); +00002a 2014 MOVS r0,#0x14 +00002c f7fffffe BL delayMs +;;;482 hal_gpio_set_output_data(IO_PAD_PWMEN, IO_LVL_LOW); +000030 2100 MOVS r1,#0 +000032 2013 MOVS r0,#0x13 +000034 f7fffffe BL hal_gpio_set_output_data +;;;483 +;;;484 hal_dsi_tx_ctrl_panel_reset_pin(IO_LVL_LOW);//Reaet +000038 2000 MOVS r0,#0 +00003a f7fffffe BL hal_dsi_tx_ctrl_panel_reset_pin +;;;485 +;;;486 TAU_LOGD("enter sleep mode"); +00003e 22ff MOVS r2,#0xff +000040 32e7 ADDS r2,r2,#0xe7 +000042 a106 ADR r1,|L10.92| +000044 a008 ADR r0,|L10.104| +000046 f7fffffe BL LOG_printf +;;;487 #if ENABLE_TP_WAKE_UP +;;;488 g_need_enter_sleep_mode = true; +00004a 2001 MOVS r0,#1 +00004c 70a0 STRB r0,[r4,#2] +;;;489 #endif +;;;490 g_exit_sleep_mode = false; +00004e 2000 MOVS r0,#0 +000050 70e0 STRB r0,[r4,#3] +;;;491 +;;;492 return true; +000052 2001 MOVS r0,#1 +;;;493 } +000054 bd10 POP {r4,pc} +;;;494 + ENDP + +000056 0000 DCW 0x0000 + |L10.88| + DCD ||.data|| + |L10.92| +00005c 4e32305f DCB "N20_NT37701",0 +000060 4e543337 +000064 37303100 + |L10.104| +000068 5b25735d DCB "[%s] (%04d) enter sleep mode",0 +00006c 20282530 +000070 34642920 +000074 656e7465 +000078 7220736c +00007c 65657020 +000080 6d6f6465 +000084 00 +000085 00 DCB 0 +000086 00 DCB 0 +000087 00 DCB 0 + + AREA ||i.ap_set_exit_sleep_mode||, CODE, READONLY, ALIGN=2 + + ap_set_exit_sleep_mode PROC +;;;500 +;;;501 static bool ap_set_exit_sleep_mode(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b510 PUSH {r4,lr} +;;;502 { +;;;503 TAU_LOGD("exit sleep mode"); +000002 22ff MOVS r2,#0xff +000004 32f8 ADDS r2,r2,#0xf8 +000006 a104 ADR r1,|L11.24| +000008 a006 ADR r0,|L11.36| +00000a f7fffffe BL LOG_printf +;;;504 g_exit_sleep_mode = true; +00000e 490c LDR r1,|L11.64| +000010 2001 MOVS r0,#1 +000012 70c8 STRB r0,[r1,#3] +;;;505 return true; +;;;506 } +000014 bd10 POP {r4,pc} +;;;507 + ENDP + +000016 0000 DCW 0x0000 + |L11.24| +000018 4e32305f DCB "N20_NT37701",0 +00001c 4e543337 +000020 37303100 + |L11.36| +000024 5b25735d DCB "[%s] (%04d) exit sleep mode",0 +000028 20282530 +00002c 34642920 +000030 65786974 +000034 20736c65 +000038 6570206d +00003c 6f646500 + |L11.64| + DCD ||.data|| + + AREA ||i.ap_set_tp_calibration_04||, CODE, READONLY, ALIGN=2 + + ap_set_tp_calibration_04 PROC +;;;1365 #if ADD_TP_CALIBRATION +;;;1366 static bool ap_set_tp_calibration_04(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 68c8 LDR r0,[r1,#0xc] +;;;1367 { +;;;1368 if( (dcs_packet->packet_param[0] == 0x01) && (dcs_packet->packet_param[1] == 0x01) && (dcs_packet->packet_param[1] == 0x01) ) +000002 7801 LDRB r1,[r0,#0] +000004 2901 CMP r1,#1 +000006 d104 BNE |L12.18| +000008 7840 LDRB r0,[r0,#1] +00000a 2801 CMP r0,#1 +00000c d101 BNE |L12.18| +;;;1369 { +;;;1370 g_calibration_flag = true; +00000e 4902 LDR r1,|L12.24| +000010 7008 STRB r0,[r1,#0] + |L12.18| +;;;1371 } +;;;1372 return true; +000012 2001 MOVS r0,#1 +;;;1373 } +000014 4770 BX lr +;;;1374 #endif + ENDP + +000016 0000 DCW 0x0000 + |L12.24| + DCD ||.data|| + + AREA ||i.app_tp_calibration_exec||, CODE, READONLY, ALIGN=2 + + app_tp_calibration_exec PROC +;;;2601 #if ADD_TP_CALIBRATION +;;;2602 void app_tp_calibration_exec(void) +000000 b510 PUSH {r4,lr} +;;;2603 { +;;;2604 if(g_calibration_flag) +000002 4808 LDR r0,|L13.36| +000004 7801 LDRB r1,[r0,#0] ; g_calibration_flag +000006 2900 CMP r1,#0 +000008 d00b BEQ |L13.34| +;;;2605 { +;;;2606 if (g_exit_sleep_mode) +00000a 78c1 LDRB r1,[r0,#3] ; g_exit_sleep_mode +00000c 2900 CMP r1,#0 +00000e d008 BEQ |L13.34| +;;;2607 { +;;;2608 g_calibration_flag = false; +000010 2100 MOVS r1,#0 +000012 7001 STRB r1,[r0,#0] +;;;2609 ap_tp_calibration(); +000014 f7fffffe BL ap_tp_calibration +;;;2610 TAU_LOGD("calibration successful \n"); +000018 4a03 LDR r2,|L13.40| +00001a a104 ADR r1,|L13.44| +00001c a006 ADR r0,|L13.56| +00001e f7fffffe BL LOG_printf + |L13.34| +;;;2611 } +;;;2612 } +;;;2613 } +000022 bd10 POP {r4,pc} +;;;2614 #endif + ENDP + + |L13.36| + DCD ||.data|| + |L13.40| + DCD 0x00000a32 + |L13.44| +00002c 4e32305f DCB "N20_NT37701",0 +000030 4e543337 +000034 37303100 + |L13.56| +000038 5b25735d DCB "[%s] (%04d) calibration successful \n",0 +00003c 20282530 +000040 34642920 +000044 63616c69 +000048 62726174 +00004c 696f6e20 +000050 73756363 +000054 65737366 +000058 756c200a +00005c 00 +00005d 00 DCB 0 +00005e 00 DCB 0 +00005f 00 DCB 0 + + AREA ||i.init_mipi_tx||, CODE, READONLY, ALIGN=2 + + init_mipi_tx PROC +;;;2439 +;;;2440 static void init_mipi_tx(void) +000000 b570 PUSH {r4-r6,lr} +;;;2441 { +;;;2442 if (g_tx_ctrl_handle == NULL) +000002 4c19 LDR r4,|L14.104| +000004 6a20 LDR r0,[r4,#0x20] ; g_tx_ctrl_handle +000006 2800 CMP r0,#0 +000008 d102 BNE |L14.16| +;;;2443 { +;;;2444 g_tx_ctrl_handle = hal_dsi_tx_ctrl_create_handle(); +00000a f7fffffe BL hal_dsi_tx_ctrl_create_handle +00000e 6220 STR r0,[r4,#0x20] ; g_tx_ctrl_handle + |L14.16| +;;;2445 } +;;;2446 g_tx_ctrl_handle->channel_id = OUTPUT_VC; +000010 2100 MOVS r1,#0 +000012 7081 STRB r1,[r0,#2] +;;;2447 g_tx_ctrl_handle->lane_num = OUTPUT_LANE_NUMBER; +000014 2204 MOVS r2,#4 +000016 7042 STRB r2,[r0,#1] +;;;2448 g_tx_ctrl_handle->vid_mode = OUTPUT_VIDEO_MODEL; +000018 2202 MOVS r2,#2 +00001a 70c2 STRB r2,[r0,#3] +;;;2449 g_tx_ctrl_handle->cmd_tx_type = _CMD_TYPE; +00001c 2301 MOVS r3,#1 +;;;2450 g_tx_ctrl_handle->dpi_vsa = OUTPUT_VSA; +;;;2451 g_tx_ctrl_handle->dpi_vbp = OUTPUT_VBP; +00001e 2408 MOVS r4,#8 +000020 7103 STRB r3,[r0,#4] ;2449 +000022 220c MOVS r2,#0xc ;2450 +;;;2452 g_tx_ctrl_handle->dpi_vfp = OUTPUT_VFP; +000024 2538 MOVS r5,#0x38 +000026 1906 ADDS r6,r0,r4 +000028 c634 STM r6!,{r2,r4,r5} +;;;2453 g_tx_ctrl_handle->dpi_hsa = OUTPUT_HSA; +;;;2454 g_tx_ctrl_handle->dpi_hbp = OUTPUT_HBP; +;;;2455 g_tx_ctrl_handle->dpi_hfp = OUTPUT_HFP; +00002a 6144 STR r4,[r0,#0x14] +00002c 6182 STR r2,[r0,#0x18] +00002e 2278 MOVS r2,#0x78 +;;;2456 g_tx_ctrl_handle->base_info.src_w = INPUT_WIDTH; +000030 61c2 STR r2,[r0,#0x1c] +000032 2287 MOVS r2,#0x87 +000034 00d2 LSLS r2,r2,#3 +;;;2457 g_tx_ctrl_handle->base_info.src_h = INPUT_HEIGHT; +000036 244b MOVS r4,#0x4b +000038 0164 LSLS r4,r4,#5 +;;;2458 g_tx_ctrl_handle->base_info.dst_w = OUTPUT_WIDTH; +00003a 6202 STR r2,[r0,#0x20] +;;;2459 g_tx_ctrl_handle->base_info.dst_h = OUTPUT_HEIGHT; +00003c 6244 STR r4,[r0,#0x24] +;;;2460 g_tx_ctrl_handle->base_info.src_frate = INPUT_FRAME_RATE; +00003e 62c4 STR r4,[r0,#0x2c] +000040 6282 STR r2,[r0,#0x28] +000042 4602 MOV r2,r0 +000044 3220 ADDS r2,r2,#0x20 +000046 7411 STRB r1,[r2,#0x10] +;;;2461 g_tx_ctrl_handle->base_info.src_mode = INPUT_DATA_MODE; +000048 7453 STRB r3,[r2,#0x11] +;;;2462 g_tx_ctrl_handle->tx_line_delay = 800; +00004a 2219 MOVS r2,#0x19 +00004c 0152 LSLS r2,r2,#5 +;;;2463 g_tx_ctrl_handle->tx_clkawayshs = false; +00004e 63c2 STR r2,[r0,#0x3c] +000050 2244 MOVS r2,#0x44 +000052 5411 STRB r1,[r2,r0] +;;;2464 g_tx_ctrl_handle->tx_frame_rate = OUTPUT_FRAME_RATE; +000054 4905 LDR r1,|L14.108| +;;;2465 +;;;2466 hal_dsi_tx_ctrl_init(g_tx_ctrl_handle); +000056 6401 STR r1,[r0,#0x40] +000058 f7fffffe BL hal_dsi_tx_ctrl_init +;;;2467 /* AP ûзʱĬϵʾɫ, Ϊ0 0 0(ɫ), ɫΪdebugʹ */ +;;;2468 hal_dsi_tx_ctrl_set_overwrite_rgb(0x00, 0x00, 0x00); +00005c 2200 MOVS r2,#0 +00005e 4611 MOV r1,r2 +000060 4610 MOV r0,r2 +000062 f7fffffe BL hal_dsi_tx_ctrl_set_overwrite_rgb +;;;2469 +;;;2470 // hal_dsi_tx_ctrl_set_partial_disp_area(0, 0, 2400, 540); +;;;2471 // hal_dsi_tx_ctrl_set_partial_disp(ENABLE); +;;;2472 } +000066 bd70 POP {r4-r6,pc} +;;;2473 + ENDP + + |L14.104| + DCD ||.data|| + |L14.108| + DCD 0x42700000 + + AREA ||i.init_panel||, CODE, READONLY, ALIGN=2 + + init_panel PROC +;;;2334 +;;;2335 static void init_panel(void) +000000 b5fe PUSH {r1-r7,lr} +000002 2001 MOVS r0,#1 +000004 f7fffffe BL hal_dsi_tx_ctrl_panel_reset_pin +000008 200a MOVS r0,#0xa +00000a f7fffffe BL delayMs +00000e 2000 MOVS r0,#0 +000010 f7fffffe BL hal_dsi_tx_ctrl_panel_reset_pin +000014 200a MOVS r0,#0xa +000016 f7fffffe BL delayMs +00001a 2001 MOVS r0,#1 +00001c f7fffffe BL hal_dsi_tx_ctrl_panel_reset_pin +000020 200a MOVS r0,#0xa +000022 f7fffffe BL delayMs +;;;2336 { +;;;2337 // uint8_t data[10] = {0}; +;;;2338 /* reset panel*/ +;;;2339 tx_panel_reset(); +;;;2340 +;;;2341 // hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_HIGH);//LED_ON +;;;2342 +;;;2343 /* enter send initial code mode*/ +;;;2344 hal_dsi_tx_ctrl_enter_init_panel_mode(); +000026 f7fffffe BL hal_dsi_tx_ctrl_enter_init_panel_mode +;;;2345 +;;;2346 +;;;2347 #if AMOLED_NT37701_CSOT667 +;;;2348 #if PANEL_INIT_CODE_ARRAY +;;;2349 send_panel_init_code(sizeof(panel_init_code), panel_init_code); +00002a 4f1a LDR r7,|L15.148| +00002c 4d1a LDR r5,|L15.152| +00002e 2400 MOVS r4,#0 + |L15.48| +000030 192b ADDS r3,r5,r4 +000032 789e LDRB r6,[r3,#2] +000034 7859 LDRB r1,[r3,#1] +000036 5d28 LDRB r0,[r5,r4] +000038 4632 MOV r2,r6 +00003a 1cdb ADDS r3,r3,#3 +00003c f7fffffe BL hal_dsi_tx_ctrl_write_array_cmd +000040 19a4 ADDS r4,r4,r6 +000042 2032 MOVS r0,#0x32 +000044 1ce4 ADDS r4,r4,#3 +000046 f7fffffe BL delayUs +00004a 42bc CMP r4,r7 +00004c d3f0 BCC |L15.48| +;;;2350 +;;;2351 #if 0 +;;;2352 // hal_dsi_tx_ctrl_write_cmd(0x29, 0, 3, 0x51, 0x00, 0x01); //0FFF +;;;2353 hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_HIGH);//LED_ON +;;;2354 hal_dsi_tx_ctrl_write_cmd(0x05, 0, 1, 0x11); +;;;2355 delayMs(70); //20 +;;;2356 Gpio_swire_output(2, 38); //38 +;;;2357 delayMs(20); //100 +;;;2358 #else +;;;2359 hal_dsi_tx_ctrl_write_cmd(0x29, 0, 3, 0x51, 0x00, 0x01); //0FFF +00004e 2101 MOVS r1,#1 +000050 2000 MOVS r0,#0 +000052 9101 STR r1,[sp,#4] +000054 9000 STR r0,[sp,#0] +000056 4601 MOV r1,r0 +000058 2351 MOVS r3,#0x51 +00005a 2203 MOVS r2,#3 +00005c 2029 MOVS r0,#0x29 +00005e f7fffffe BL hal_dsi_tx_ctrl_write_cmd +;;;2360 hal_dsi_tx_ctrl_write_cmd(0x05, 0, 1, 0x11); +000062 2311 MOVS r3,#0x11 +000064 2201 MOVS r2,#1 +000066 2100 MOVS r1,#0 +000068 2005 MOVS r0,#5 +00006a f7fffffe BL hal_dsi_tx_ctrl_write_cmd +;;;2361 hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_HIGH);//LED_ON +00006e 2101 MOVS r1,#1 +000070 2013 MOVS r0,#0x13 +000072 f7fffffe BL hal_gpio_init_output +;;;2362 delayMs(90); +000076 205a MOVS r0,#0x5a +000078 f7fffffe BL delayMs +;;;2363 +;;;2364 #endif +;;;2365 +;;;2366 #endif +;;;2367 #endif +;;;2368 +;;;2369 /* exit send initial code mode*/ +;;;2370 hal_dsi_tx_ctrl_exit_init_panel_mode(); +00007c f7fffffe BL hal_dsi_tx_ctrl_exit_init_panel_mode +;;;2371 delayMs(20); +000080 2014 MOVS r0,#0x14 +000082 f7fffffe BL delayMs +;;;2372 TAU_LOGD("init code"); +000086 4a05 LDR r2,|L15.156| +000088 4905 LDR r1,|L15.160| +00008a a006 ADR r0,|L15.164| +00008c f7fffffe BL LOG_printf +;;;2373 } +000090 bdfe POP {r1-r7,pc} +;;;2374 + ENDP + +000092 0000 DCW 0x0000 + |L15.148| + DCD 0x000026ef + |L15.152| + DCD ||.constdata||+0x78 + |L15.156| + DCD 0x00000944 + |L15.160| + DCD ||i.set_tear_on||+0x4c + |L15.164| +0000a4 5b25735d DCB "[%s] (%04d) init code",0 +0000a8 20282530 +0000ac 34642920 +0000b0 696e6974 +0000b4 20636f64 +0000b8 6500 +0000ba 00 DCB 0 +0000bb 00 DCB 0 + + AREA ||i.open_mipi_rx||, CODE, READONLY, ALIGN=2 + + open_mipi_rx PROC +;;;2374 +;;;2375 static void open_mipi_rx(void) +000000 b510 PUSH {r4,lr} +;;;2376 { +;;;2377 /* TE */ +;;;2378 hal_gpio_set_mode(IO_PAD_AP_TE, IO_MODE_TEAR); +000002 2100 MOVS r1,#0 +000004 2003 MOVS r0,#3 +000006 f7fffffe BL hal_gpio_set_mode +;;;2379 +;;;2380 if (g_rx_ctrl_handle == NULL) +00000a 4c19 LDR r4,|L16.112| +00000c 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +00000e 2800 CMP r0,#0 +000010 d102 BNE |L16.24| +;;;2381 { +;;;2382 /* rx ctrl handle */ +;;;2383 g_rx_ctrl_handle = hal_dsi_rx_ctrl_create_handle(); +000012 f7fffffe BL hal_dsi_rx_ctrl_create_handle +000016 61e0 STR r0,[r4,#0x1c] ; g_rx_ctrl_handle + |L16.24| +;;;2384 } +;;;2385 /* ò */ +;;;2386 g_rx_ctrl_handle->base_info.src_w = INPUT_WIDTH; +000018 2187 MOVS r1,#0x87 +;;;2387 g_rx_ctrl_handle->base_info.src_h = INPUT_HEIGHT; +00001a 224b MOVS r2,#0x4b +00001c 00c9 LSLS r1,r1,#3 ;2386 +00001e 0152 LSLS r2,r2,#5 +000020 c006 STM r0!,{r1,r2} +;;;2388 g_rx_ctrl_handle->base_info.dst_w = OUTPUT_WIDTH; +;;;2389 g_rx_ctrl_handle->base_info.dst_h = OUTPUT_HEIGHT; +;;;2390 g_rx_ctrl_handle->base_info.src_frate = INPUT_FRAME_RATE; +000022 6042 STR r2,[r0,#4] +000024 6001 STR r1,[r0,#0] +000026 2200 MOVS r2,#0 +000028 7202 STRB r2,[r0,#8] +;;;2391 g_rx_ctrl_handle->base_info.src_mode = INPUT_DATA_MODE; +00002a 2101 MOVS r1,#1 +00002c 7241 STRB r1,[r0,#9] +;;;2392 g_rx_ctrl_handle->rx_color_mode = INPUT_COLOR_MODE; +00002e 2304 MOVS r3,#4 +000030 7503 STRB r3,[r0,#0x14] +;;;2393 g_rx_ctrl_handle->rx_lanes = INPUT_MIPI_LANE_NUM; +000032 7543 STRB r3,[r0,#0x15] +;;;2394 g_rx_ctrl_handle->rx_nonburst_models = INPUT_VIDEO_MODEL; /* ɲ */ +000034 7581 STRB r1,[r0,#0x16] +;;;2395 g_rx_ctrl_handle->rx_vc = INPUT_VC; +000036 75c2 STRB r2,[r0,#0x17] +;;;2396 g_rx_ctrl_handle->compress_en = INPUT_COMPRESS; +000038 7602 STRB r2,[r0,#0x18] +;;;2397 g_rx_ctrl_handle->rx_hsclk_rate = INPUT_MIPI_LANE_RATE; +00003a 490e LDR r1,|L16.116| +;;;2398 g_rx_ctrl_handle->cus_dcs_entry_table = g_cus_rx_dcs_execute_table; /* ע DCSб */ +00003c 61c1 STR r1,[r0,#0x1c] +00003e 4601 MOV r1,r0 +000040 4b0d LDR r3,|L16.120| +000042 3178 ADDS r1,r1,#0x78 +;;;2399 g_rx_ctrl_handle->rx_dcs_read_entry = ap_dcs_read; /* עdsc read ص,ѡ,˺Ϊʱcus_dcs_entry_tableִ */ +000044 628b STR r3,[r1,#0x28] +000046 4b0d LDR r3,|L16.124| +;;;2400 g_rx_ctrl_handle->pps_update_entry = pps_update_handle; +000048 62cb STR r3,[r1,#0x2c] +00004a 4b0d LDR r3,|L16.128| +;;;2401 // g_rx_ctrl_handle->pq_marginal = PQ_TYPE_5; +;;;2402 g_rx_ctrl_handle->err_handler_level = ERR_HANDLE_L3; +00004c 630b STR r3,[r1,#0x30] +00004e 2303 MOVS r3,#3 +000050 3120 ADDS r1,r1,#0x20 +000052 770b STRB r3,[r1,#0x1c] +;;;2403 +;;;2404 #if defined(ISP_568) || defined(ISP_368) +;;;2405 g_rx_ctrl_handle->base_info.extra_info.rot_angle = VIDOE_ROT_ANGLE_0; +000054 7382 STRB r2,[r0,#0xe] +;;;2406 g_rx_ctrl_handle->base_info.extra_info.mirror_en = false; +000056 7342 STRB r2,[r0,#0xd] +;;;2407 +;;;2408 g_rx_ctrl_handle->hight_performan_mode = HIGHT_PERFORMAN_NONE; //HIGHT_PERFORMAN_L2; +000058 77ca STRB r2,[r1,#0x1f] +00005a 3808 SUBS r0,r0,#8 +;;;2409 // g_rx_ctrl_handle->base_info.extra_info.ltpo = LTPO_MODE_2; +;;;2410 // g_rx_ctrl_handle->pu_optimize = true; +;;;2411 #endif +;;;2412 +;;;2413 /* ǰԤPPS, AP PPS cmdҲ */ +;;;2414 if (g_rx_ctrl_handle->compress_en == true) +;;;2415 { +;;;2416 uint8_t pps[128] = {0x11,0x00,0x00,0x89,0x30,0x80,0x09,0x60,0x04,0x38,0x00,0x1E,0x02,0x1C,0x02,0x1C, +;;;2417 0x02,0x00,0x02,0x0E,0x00,0x20,0x02,0xE3,0x00,0x07,0x00,0x0C,0x03,0x50,0x03,0x64, +;;;2418 0x18,0x00,0x10,0xF0,0x03,0x0C,0x20,0x00,0x06,0x0B,0x0B,0x33,0x0E,0x1C,0x2A,0x38, +;;;2419 0x46,0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x01,0x02,0x01,0x00,0x09,0x40, +;;;2420 0x09,0xBE,0x19,0xFC,0x19,0xFA,0x19,0xF8,0x1A,0x38,0x1A,0x78,0x1A,0xB6,0x2A,0xF6, +;;;2421 0x2B,0x34,0x2B,0x74,0x3B,0x74,0x63,0xF4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;2422 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +;;;2423 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}; +;;;2424 +;;;2425 hal_dsi_rx_ctrl_pre_init_pps(g_rx_ctrl_handle, pps, 128); +;;;2426 } +;;;2427 +;;;2428 /* ʼrx ctrl */ +;;;2429 hal_dsi_rx_ctrl_init(g_rx_ctrl_handle); +00005c f7fffffe BL hal_dsi_rx_ctrl_init +;;;2430 +;;;2431 +;;;2432 hal_dsi_rx_ctrl_set_cus_sync_line(g_rx_ctrl_handle, 2200);// lss add, ˺1600 +000060 4908 LDR r1,|L16.132| +000062 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +000064 f7fffffe BL hal_dsi_rx_ctrl_set_cus_sync_line +;;;2433 // hal_dsi_rx_ctrl_hight_performan_mode(g_rx_ctrl_handle); +;;;2434 // hal_dsi_rx_ctrl_set_cus_esc_clk(g_rx_ctrl_handle,20000000); +;;;2435 +;;;2436 /* rx ctrl */ +;;;2437 hal_dsi_rx_ctrl_start(g_rx_ctrl_handle); +000068 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +00006a f7fffffe BL hal_dsi_rx_ctrl_start +;;;2438 } +00006e bd10 POP {r4,pc} +;;;2439 + ENDP + + |L16.112| + DCD ||.data|| + |L16.116| + DCD 0x4d7c6d00 + |L16.120| + DCD ||.constdata|| + |L16.124| + DCD ap_dcs_read + |L16.128| + DCD pps_update_handle + |L16.132| + DCD 0x00000898 + + AREA ||i.pps_update_handle||, CODE, READONLY, ALIGN=2 + + pps_update_handle PROC +;;;435 /* PPS update callback ڷֱлcase */ +;;;436 static bool pps_update_handle(uint8_t *pps, uint8_t size, uint32_t pic_width, uint32_t pic_height) +000000 b570 PUSH {r4-r6,lr} +;;;437 { +;;;438 /* AVDD ϵ, ڽϢPPS */ +;;;439 //TAU_LOGD("[%d, %d], [%d, %d]", pic_width, pic_height, g_rx_ctrl_handle->base_info.src_w, g_rx_ctrl_handle->base_info.src_h); +;;;440 if (pic_width != g_rx_ctrl_handle->base_info.src_w || pic_height != g_rx_ctrl_handle->base_info.src_h) +000002 490f LDR r1,|L17.64| +000004 69c8 LDR r0,[r1,#0x1c] ; g_rx_ctrl_handle +000006 6804 LDR r4,[r0,#0] +000008 4294 CMP r4,r2 +00000a d102 BNE |L17.18| +00000c 6844 LDR r4,[r0,#4] +00000e 429c CMP r4,r3 +000010 d00e BEQ |L17.48| + |L17.18| +;;;441 { +;;;442 /* PPS Update ҷֱʷ仯 */ +;;;443 +;;;444 g_rx_ctrl_handle->base_info.src_w = pic_width; +;;;445 g_rx_ctrl_handle->base_info.src_h = pic_height; +;;;446 /* עⲿֻPPSǰ Compression Mode Command */ +;;;447 g_rx_ctrl_handle->compress_en = true; +000012 4604 MOV r4,r0 +000014 c00c STM r0!,{r2,r3} +000016 2501 MOVS r5,#1 +000018 3420 ADDS r4,r4,#0x20 +00001a 7025 STRB r5,[r4,#0] +;;;448 if(pic_width > 720) +00001c 242d MOVS r4,#0x2d +00001e 0124 LSLS r4,r4,#4 +000020 3808 SUBS r0,r0,#8 +000022 42a2 CMP r2,r4 +000024 d902 BLS |L17.44| +;;;449 { +;;;450 g_tx_ctrl_handle->base_info.src_w = pic_width; +000026 6a09 LDR r1,[r1,#0x20] ; g_tx_ctrl_handle +;;;451 g_tx_ctrl_handle->base_info.src_h = pic_height; +000028 624b STR r3,[r1,#0x24] +00002a 620a STR r2,[r1,#0x20] + |L17.44| +;;;452 } +;;;453 hal_dsi_rx_ctrl_toggle_resolution(g_rx_ctrl_handle); +00002c f7fffffe BL hal_dsi_rx_ctrl_toggle_resolution + |L17.48| +;;;454 +;;;455 // TAU_LOGD("resolution update w[%d] h[%d] compress[%d]\n", pic_width, pic_height, g_rx_ctrl_handle->compress_en); +;;;456 } +;;;457 +;;;458 TAU_LOGD("PPS Update"); +000030 22ff MOVS r2,#0xff +000032 32cb ADDS r2,r2,#0xcb +000034 a103 ADR r1,|L17.68| +000036 a006 ADR r0,|L17.80| +000038 f7fffffe BL LOG_printf +;;;459 return true; +00003c 2001 MOVS r0,#1 +;;;460 } +00003e bd70 POP {r4-r6,pc} +;;;461 + ENDP + + |L17.64| + DCD ||.data|| + |L17.68| +000044 4e32305f DCB "N20_NT37701",0 +000048 4e543337 +00004c 37303100 + |L17.80| +000050 5b25735d DCB "[%s] (%04d) PPS Update",0 +000054 20282530 +000058 34642920 +00005c 50505320 +000060 55706461 +000064 746500 +000067 00 DCB 0 + + AREA ||i.set_tear_on||, CODE, READONLY, ALIGN=2 + + set_tear_on PROC +;;;1060 +;;;1061 static bool set_tear_on(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +000000 b510 PUSH {r4,lr} +;;;1062 { +;;;1063 if(panel_display_done == false){ +000002 4c10 LDR r4,|L18.68| +000004 79a0 LDRB r0,[r4,#6] ; panel_display_done +000006 2800 CMP r0,#0 +000008 d102 BNE |L18.16| +;;;1064 //hal_dsi_rx_ctrl_set_sw_tear_mode(g_rx_ctrl_handle); +;;;1065 hal_dsi_rx_ctrl_gen_a_tear_signal(g_rx_ctrl_handle); +00000a 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +00000c f7fffffe BL hal_dsi_rx_ctrl_gen_a_tear_signal + |L18.16| +000010 7b20 LDRB r0,[r4,#0xc] ; flag_te +000012 217d MOVS r1,#0x7d +000014 0109 LSLS r1,r1,#4 +000016 2801 CMP r0,#1 +000018 d012 BEQ |L18.64| +00001a 2200 MOVS r2,#0 + |L18.28| +00001c 69e0 LDR r0,[r4,#0x1c] ; g_rx_ctrl_handle +00001e f7fffffe BL hal_dsi_rx_ctrl_set_tear_mode_ex +000022 7b23 LDRB r3,[r4,#0xc] ; flag_te +000024 4a08 LDR r2,|L18.72| +000026 a109 ADR r1,|L18.76| +000028 a00b ADR r0,|L18.88| +00002a f7fffffe BL LOG_printf +;;;1066 } +;;;1067 set_soft_tear_mode(); +;;;1068 TAU_LOGD("set tear on %d",panel_display_done); +00002e 4a06 LDR r2,|L18.72| +000030 79a3 LDRB r3,[r4,#6] ; panel_display_done +000032 3221 ADDS r2,r2,#0x21 +000034 a105 ADR r1,|L18.76| +000036 a00f ADR r0,|L18.116| +000038 f7fffffe BL LOG_printf +;;;1069 return true; +00003c 2001 MOVS r0,#1 +;;;1070 } +00003e bd10 POP {r4,pc} + |L18.64| +000040 2204 MOVS r2,#4 +000042 e7eb B |L18.28| +;;;1071 + ENDP + + |L18.68| + DCD ||.data|| + |L18.72| + DCD 0x0000040b + |L18.76| +00004c 4e32305f DCB "N20_NT37701",0 +000050 4e543337 +000054 37303100 + |L18.88| +000058 5b25735d DCB "[%s] (%04d) tear_mode %d",0 +00005c 20282530 +000060 34642920 +000064 74656172 +000068 5f6d6f64 +00006c 65202564 +000070 00 +000071 00 DCB 0 +000072 00 DCB 0 +000073 00 DCB 0 + |L18.116| +000074 5b25735d DCB "[%s] (%04d) set tear on %d",0 +000078 20282530 +00007c 34642920 +000080 73657420 +000084 74656172 +000088 206f6e20 +00008c 20256400 + + AREA ||i.soft_timer3_cb||, CODE, READONLY, ALIGN=2 + + soft_timer3_cb PROC +;;;2566 #ifdef ADD_TIMER3_FUNCTION +;;;2567 static void soft_timer3_cb(void *data) +000000 b510 PUSH {r4,lr} +;;;2568 { +;;;2569 hal_timer_start(TIMER_NUM3, 10, soft_timer3_cb, NULL); +000002 2300 MOVS r3,#0 +000004 4a0d LDR r2,|L19.60| +000006 210a MOVS r1,#0xa +000008 2003 MOVS r0,#3 +00000a f7fffffe BL hal_timer_start +;;;2570 tp_sleep_count++; +00000e 480c LDR r0,|L19.64| +000010 7801 LDRB r1,[r0,#0] ; tp_sleep_count +000012 1c49 ADDS r1,r1,#1 +000014 7001 STRB r1,[r0,#0] +;;;2571 +;;;2572 if (tp_sleep_clk_count < 0xF8) +000016 490b LDR r1,|L19.68| +000018 7808 LDRB r0,[r1,#0] ; tp_sleep_clk_count +00001a 28f8 CMP r0,#0xf8 +00001c d201 BCS |L19.34| +00001e 1c40 ADDS r0,r0,#1 +;;;2573 tp_sleep_clk_count++; +000020 7008 STRB r0,[r1,#0] + |L19.34| +;;;2574 if(phone_DisplayOFF_count>0) +000022 4809 LDR r0,|L19.72| +000024 8a01 LDRH r1,[r0,#0x10] ; phone_DisplayOFF_count +000026 2900 CMP r1,#0 +000028 d001 BEQ |L19.46| +00002a 1c49 ADDS r1,r1,#1 +;;;2575 { +;;;2576 phone_DisplayOFF_count++; +00002c 8201 STRH r1,[r0,#0x10] + |L19.46| +;;;2577 } +;;;2578 +;;;2579 if (g_panel_display_cnt) +00002e 79c1 LDRB r1,[r0,#7] ; g_panel_display_cnt +000030 2900 CMP r1,#0 +000032 d001 BEQ |L19.56| +000034 1e49 SUBS r1,r1,#1 +;;;2580 g_panel_display_cnt--; +000036 71c1 STRB r1,[r0,#7] + |L19.56| +;;;2581 +;;;2582 //TAU_LOGD("time3 init\n"); +;;;2583 +;;;2584 #if AUTO_CAL_TP +;;;2585 if (g_exit_sleep_mode) //ֹ¼ʱУ׼ģʽ +;;;2586 { +;;;2587 if (g_cal_cnt > 0) +;;;2588 { +;;;2589 g_cal_cnt--; +;;;2590 if (g_cal_cnt == 0){ +;;;2591 g_calibration_flag = true; +;;;2592 TAU_LOGD("Start cal tp!\n"); +;;;2593 } +;;;2594 } +;;;2595 } +;;;2596 #endif +;;;2597 } +000038 bd10 POP {r4,pc} +;;;2598 #endif + ENDP + +00003a 0000 DCW 0x0000 + |L19.60| + DCD soft_timer3_cb + |L19.64| + DCD tp_sleep_count + |L19.68| + DCD tp_sleep_clk_count + |L19.72| + DCD ||.data|| + + AREA ||i.translate_data||, CODE, READONLY, ALIGN=1 + + translate_data PROC +;;;669 #if 1 // +;;;670 void translate_data(void) +000000 4770 BX lr +;;;671 { +;;;672 uint16_t temp_in_max,temp_in_min; // Сֵ +;;;673 uint16_t temp_out_max,temp_out_min; // Сֵ +;;;674 +;;;675 #ifdef ADD_PWM_OUTPUT_FOR_BL +;;;676 if(value_reg_b1 <0x100) +;;;677 { +;;;678 // value_reg_b1 =0x14 ~ 0xF4Ӧ255 ~ 236(ǵ⼶Ϊ256) +;;;679 temp_in_max = 0xF4; +;;;680 temp_in_min= 0x14; +;;;681 temp_out_max = 255; +;;;682 temp_out_min= 236; +;;;683 +;;;684 if (value_reg_b1 <=temp_in_min) +;;;685 read_bl_data =temp_out_max; +;;;686 else if (value_reg_b1 >=temp_in_max) +;;;687 read_bl_data =temp_out_min; +;;;688 else +;;;689 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;690 } +;;;691 else if(value_reg_b1 <0x180) +;;;692 { +;;;693 switch(value_reg_ca) +;;;694 { +;;;695 case 0xFB: +;;;696 case 0xED: +;;;697 temp_in_max = 0x123; +;;;698 temp_in_min= 0x101; +;;;699 temp_out_max = 235; +;;;700 temp_out_min= 232; +;;;701 if (value_reg_b1 <=temp_in_min) +;;;702 read_bl_data =temp_out_max; +;;;703 else if (value_reg_b1 >=temp_in_max) +;;;704 read_bl_data =temp_out_min; +;;;705 else +;;;706 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;707 break; +;;;708 +;;;709 case 0xFA: +;;;710 case 0xE5: +;;;711 temp_in_max = 0x123; +;;;712 temp_in_min= 0x103; +;;;713 temp_out_max = 231; +;;;714 temp_out_min= 227; +;;;715 if (value_reg_b1 <=temp_in_min) +;;;716 read_bl_data =temp_out_max; +;;;717 else if (value_reg_b1 >=temp_in_max) +;;;718 read_bl_data =temp_out_min; +;;;719 else +;;;720 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;721 break; +;;;722 +;;;723 case 0xF7: +;;;724 case 0xE1: +;;;725 temp_in_max = 0x156; +;;;726 temp_in_min= 0x103; +;;;727 temp_out_max = 226; +;;;728 temp_out_min= 221; +;;;729 if (value_reg_b1 <=temp_in_min) +;;;730 read_bl_data =temp_out_max; +;;;731 else if (value_reg_b1 >=temp_in_max) +;;;732 read_bl_data =temp_out_min; +;;;733 else +;;;734 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;735 break; +;;;736 +;;;737 case 0xF4: +;;;738 case 0xD4: +;;;739 temp_in_max = 0x160; +;;;740 temp_in_min= 0x103; +;;;741 temp_out_max = 220; +;;;742 temp_out_min= 212; +;;;743 if (value_reg_b1 <=temp_in_min) +;;;744 read_bl_data =temp_out_max; +;;;745 else if (value_reg_b1 >=temp_in_max) +;;;746 read_bl_data =temp_out_min; +;;;747 else +;;;748 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;749 break; +;;;750 +;;;751 case 0xEF: +;;;752 case 0xC6: +;;;753 temp_in_max = 0x15F; +;;;754 temp_in_min= 0x103; +;;;755 temp_out_max = 211; +;;;756 temp_out_min= 203; +;;;757 if (value_reg_b1 <=temp_in_min) +;;;758 read_bl_data =temp_out_max; +;;;759 else if (value_reg_b1 >=temp_in_max) +;;;760 read_bl_data =temp_out_min; +;;;761 else +;;;762 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;763 break; +;;;764 +;;;765 case 0xEC: +;;;766 case 0xB7: +;;;767 temp_in_max = 0x16E; +;;;768 temp_in_min= 0x103; +;;;769 temp_out_max = 202; +;;;770 temp_out_min= 195; +;;;771 if (value_reg_b1 <=temp_in_min) +;;;772 read_bl_data =temp_out_max; +;;;773 else if (value_reg_b1 >=temp_in_max) +;;;774 read_bl_data =temp_out_min; +;;;775 else +;;;776 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;777 break; +;;;778 +;;;779 case 0xE7: +;;;780 case 0xA9: +;;;781 temp_in_max = 0x172; +;;;782 temp_in_min= 0x103; +;;;783 temp_out_max = 194; +;;;784 temp_out_min= 185; +;;;785 if (value_reg_b1 <=temp_in_min) +;;;786 read_bl_data =temp_out_max; +;;;787 else if (value_reg_b1 >=temp_in_max) +;;;788 read_bl_data =temp_out_min; +;;;789 else +;;;790 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;791 break; +;;;792 +;;;793 case 0xE2: +;;;794 case 0x9A: +;;;795 temp_in_max = 0x171; +;;;796 temp_in_min= 0x103; +;;;797 temp_out_max = 183; +;;;798 temp_out_min= 176; +;;;799 if (value_reg_b1 <=temp_in_min) +;;;800 read_bl_data =temp_out_max; +;;;801 else if (value_reg_b1 >=temp_in_max) +;;;802 read_bl_data =temp_out_min; +;;;803 else +;;;804 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;805 break; +;;;806 +;;;807 case 0xDE: +;;;808 case 0x8A: +;;;809 temp_in_max = 0x170; +;;;810 temp_in_min= 0x103; +;;;811 temp_out_max = 175; +;;;812 temp_out_min= 167; +;;;813 if (value_reg_b1 <=temp_in_min) +;;;814 read_bl_data =temp_out_max; +;;;815 else if (value_reg_b1 >=temp_in_max) +;;;816 read_bl_data =temp_out_min; +;;;817 else +;;;818 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;819 break; +;;;820 +;;;821 default: +;;;822 read_bl_data =166; +;;;823 break; +;;;824 } +;;;825 } +;;;826 else if(value_reg_b1 <0x340) +;;;827 { +;;;828 // value_reg_b1 =0x184 ~ 0x33AӦ165 ~ 137(ǵ⼶Ϊ256) +;;;829 temp_in_max = 0x33A; +;;;830 temp_in_min= 0x184; +;;;831 temp_out_max = 165; +;;;832 temp_out_min= 137; +;;;833 +;;;834 if (value_reg_b1 <=temp_in_min) +;;;835 read_bl_data =temp_out_max; +;;;836 else if (value_reg_b1 >=temp_in_max) +;;;837 read_bl_data =temp_out_min; +;;;838 else +;;;839 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;840 } +;;;841 else if(value_reg_b1 <0x39A) +;;;842 { +;;;843 switch(value_reg_ca) +;;;844 { +;;;845 case 0xDB: +;;;846 case 0x86: +;;;847 temp_in_max = 0x393; +;;;848 temp_in_min= 0x348; +;;;849 temp_out_max = 136; +;;;850 temp_out_min= 130; +;;;851 if (value_reg_b1 <=temp_in_min) +;;;852 read_bl_data =temp_out_max; +;;;853 else if (value_reg_b1 >=temp_in_max) +;;;854 read_bl_data =temp_out_min; +;;;855 else +;;;856 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;857 break; +;;;858 +;;;859 case 0xD7: +;;;860 case 0x77: +;;;861 if(value_reg_b1 ==0x34A) +;;;862 read_bl_data = 129; +;;;863 else +;;;864 read_bl_data = 128; +;;;865 break; +;;;866 +;;;867 case 0xD4: +;;;868 case 0x69: +;;;869 if(value_reg_b1 ==0x34A) +;;;870 read_bl_data = 127; +;;;871 else +;;;872 read_bl_data = 126; +;;;873 break; +;;;874 +;;;875 case 0xCF: +;;;876 case 0x60: +;;;877 if(value_reg_b1 ==0x34A) +;;;878 read_bl_data = 125; +;;;879 else +;;;880 read_bl_data = 124; +;;;881 break; +;;;882 +;;;883 case 0xCC: +;;;884 case 0x59: +;;;885 if(value_reg_b1 ==0x34A) +;;;886 read_bl_data = 123; +;;;887 else +;;;888 read_bl_data = 122; +;;;889 break; +;;;890 +;;;891 case 0xC9: +;;;892 case 0x4F: +;;;893 if(value_reg_b1 ==0x34A) +;;;894 read_bl_data = 121; +;;;895 else +;;;896 read_bl_data = 120; +;;;897 break; +;;;898 +;;;899 case 0xC5: +;;;900 case 0x46: +;;;901 if(value_reg_b1 ==0x34A) +;;;902 read_bl_data = 119; +;;;903 else +;;;904 read_bl_data = 118; +;;;905 break; +;;;906 +;;;907 case 0xC2: +;;;908 case 0x3F: +;;;909 if(value_reg_b1 ==0x34A) +;;;910 read_bl_data = 117; +;;;911 else +;;;912 read_bl_data = 116; +;;;913 break; +;;;914 +;;;915 case 0xBD: +;;;916 case 0x34: +;;;917 if(value_reg_b1 ==0x34A) +;;;918 read_bl_data = 115; +;;;919 else +;;;920 read_bl_data = 114; +;;;921 break; +;;;922 +;;;923 case 0xB9: +;;;924 case 0x2C: +;;;925 if(value_reg_b1 ==0x34A) +;;;926 read_bl_data = 113; +;;;927 else +;;;928 read_bl_data = 112; +;;;929 break; +;;;930 +;;;931 case 0xB5: +;;;932 case 0x22: +;;;933 if(value_reg_b1 ==0x34A) +;;;934 read_bl_data = 111; +;;;935 else +;;;936 read_bl_data = 110; +;;;937 break; +;;;938 +;;;939 case 0xB2: +;;;940 case 0x1E: +;;;941 if(value_reg_b1 ==0x34A) +;;;942 read_bl_data = 109; +;;;943 else +;;;944 read_bl_data = 108; +;;;945 break; +;;;946 +;;;947 case 0xB0: +;;;948 case 0x15: +;;;949 if(value_reg_b1 ==0x34A) +;;;950 read_bl_data = 107; +;;;951 else +;;;952 read_bl_data = 106; +;;;953 break; +;;;954 +;;;955 case 0xAC: +;;;956 case 0x0D: +;;;957 if(value_reg_b1 ==0x34A) +;;;958 read_bl_data = 105; +;;;959 else +;;;960 read_bl_data = 104; +;;;961 break; +;;;962 +;;;963 case 0xAA: +;;;964 case 0x09: +;;;965 if(value_reg_b1 ==0x34A) +;;;966 read_bl_data = 103; +;;;967 else +;;;968 read_bl_data = 102; +;;;969 break; +;;;970 +;;;971 case 0xA5: +;;;972 case 0x05: +;;;973 if(value_reg_b1 ==0x34A) +;;;974 read_bl_data = 101; +;;;975 else +;;;976 read_bl_data = 100; +;;;977 break; +;;;978 +;;;979 default: +;;;980 if(value_reg_b1 ==0x34A) +;;;981 read_bl_data = 99; +;;;982 else +;;;983 read_bl_data = 98; +;;;984 break; +;;;985 } +;;;986 +;;;987 } +;;;988 #if 0// 򲹶ʱ绰Ϩ󱳹ⰵ +;;;989 else if(value_reg_b1 ==0x8DC) +;;;990 { +;;;991 // value_reg_b1 =0x39A ~ 0x8DCӦ97~ 1(ǵ⼶Ϊ256) +;;;992 temp_in_max = 0x8DC; +;;;993 temp_in_min= 0x39A; +;;;994 temp_out_max = 97; +;;;995 temp_out_min= 1; +;;;996 +;;;997 if (value_reg_b1 <=temp_in_min) +;;;998 read_bl_data =temp_out_max; +;;;999 else if (value_reg_b1 >=temp_in_max) +;;;1000 read_bl_data =temp_out_min; +;;;1001 else +;;;1002 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;1003 } +;;;1004 #endif +;;;1005 else //if(value_reg_b1 <0x8DC) +;;;1006 { +;;;1007 // value_reg_b1 =0x39A ~ 0x8DCӦ97~ 1(ǵ⼶Ϊ256) +;;;1008 temp_in_max = 0x8DC; +;;;1009 temp_in_min= 0x39A; +;;;1010 temp_out_max = 97; +;;;1011 temp_out_min= 1; +;;;1012 +;;;1013 if (value_reg_b1 <=temp_in_min) +;;;1014 read_bl_data =temp_out_max; +;;;1015 else if (value_reg_b1 >=temp_in_max) +;;;1016 read_bl_data =temp_out_min; +;;;1017 else +;;;1018 read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); +;;;1019 } +;;;1020 +;;;1021 #endif +;;;1022 +;;;1023 } +;;;1024 + ENDP + + + AREA ||.constdata||, DATA, READONLY, ALIGN=2 + + g_cus_rx_dcs_execute_table + DCD 0x00000029 + DCD ap_set_display_on +000008 01000000 DCB 0x01,0x00,0x00,0x00 + DCD 0x00000028 + DCD ap_set_display_off +000014 01000000 DCB 0x01,0x00,0x00,0x00 + DCD 0x00000035 + DCD set_tear_on +000020 01000000 DCB 0x01,0x00,0x00,0x00 + DCD 0x000000df + DCD ap_get_reg_df +00002c 00000000 DCB 0x00,0x00,0x00,0x00 + DCD 0x000000ca + DCD ap_get_reg_ca +000038 00000000 DCB 0x00,0x00,0x00,0x00 + DCD 0x00000051 + DCD ap_set_backlight_51 +000044 00000000 DCB 0x00,0x00,0x00,0x00 + DCD 0x00000004 + DCD ap_set_tp_calibration_04 +000050 01000000 DCB 0x01,0x00,0x00,0x00 + DCD 0x00000010 + DCD ap_set_enter_sleep_mode +00005c 01000000 DCB 0x01,0x00,0x00,0x00 + DCD 0x00000011 + DCD ap_set_exit_sleep_mode +000068 01000000 DCB 0x01,0x00,0x00,0x00 + DCD 0x00000000 + DCD 0x00000000 +000074 00000000 DCB 0x00,0x00,0x00,0x00 + panel_init_code +000078 390006f0 DCB 0x39,0x00,0x06,0xf0 +00007c 55aa5208 DCB 0x55,0xaa,0x52,0x08 +000080 00390009 DCB 0x00,0x39,0x00,0x09 +000084 ba027900 DCB 0xba,0x02,0x79,0x00 +000088 14039c00 DCB 0x14,0x03,0x9c,0x00 +00008c 01390002 DCB 0x01,0x39,0x00,0x02 +000090 6f083900 DCB 0x6f,0x08,0x39,0x00 +000094 09ba01af DCB 0x09,0xba,0x01,0xaf +000098 0014001c DCB 0x00,0x14,0x00,0x1c +00009c 00003900 DCB 0x00,0x00,0x39,0x00 +0000a0 026f1039 DCB 0x02,0x6f,0x10,0x39 +0000a4 0008ba01 DCB 0x00,0x08,0xba,0x01 +0000a8 66001400 DCB 0x66,0x00,0x14,0x00 +0000ac 1c003900 DCB 0x1c,0x00,0x39,0x00 +0000b0 09bb0279 DCB 0x09,0xbb,0x02,0x79 +0000b4 0014039c DCB 0x00,0x14,0x03,0x9c +0000b8 00213900 DCB 0x00,0x21,0x39,0x00 +0000bc 02b58439 DCB 0x02,0xb5,0x84,0x39 +0000c0 00026f06 DCB 0x00,0x02,0x6f,0x06 +0000c4 390004b5 DCB 0x39,0x00,0x04,0xb5 +0000c8 2b0c3339 DCB 0x2b,0x0c,0x33,0x39 +0000cc 00026f0b DCB 0x00,0x02,0x6f,0x0b +0000d0 390004b5 DCB 0x39,0x00,0x04,0xb5 +0000d4 2b233339 DCB 0x2b,0x23,0x33,0x39 +0000d8 00026f10 DCB 0x00,0x02,0x6f,0x10 +0000dc 390006b5 DCB 0x39,0x00,0x06,0xb5 +0000e0 0c0c0c0c DCB 0x0c,0x0c,0x0c,0x0c +0000e4 0c390002 DCB 0x0c,0x39,0x00,0x02 +0000e8 6f013900 DCB 0x6f,0x01,0x39,0x00 +0000ec 02b61939 DCB 0x02,0xb6,0x19,0x39 +0000f0 0013b799 DCB 0x00,0x13,0xb7,0x99 +0000f4 99999999 DCB 0x99,0x99,0x99,0x99 +0000f8 99876543 DCB 0x99,0x87,0x65,0x43 +0000fc 32100000 DCB 0x32,0x10,0x00,0x00 +000100 00000000 DCB 0x00,0x00,0x00,0x00 +000104 00390002 DCB 0x00,0x39,0x00,0x02 +000108 6f133900 DCB 0x6f,0x13,0x39,0x00 +00010c 0db70000 DCB 0x0d,0xb7,0x00,0x00 +000110 01137889 DCB 0x01,0x13,0x78,0x89 +000114 9aabbccd DCB 0x9a,0xab,0xbc,0xcd +000118 deef3900 DCB 0xde,0xef,0x39,0x00 +00011c 026f1f39 DCB 0x02,0x6f,0x1f,0x39 +000120 0019b708 DCB 0x00,0x19,0xb7,0x08 +000124 31668ff5 DCB 0x31,0x66,0x8f,0xf5 +000128 c1c233ff DCB 0xc1,0xc2,0x33,0xff +00012c 7fff7fff DCB 0x7f,0xff,0x7f,0xff +000130 7fff7fff DCB 0x7f,0xff,0x7f,0xff +000134 7fff7fff DCB 0x7f,0xff,0x7f,0xff +000138 7fffff39 DCB 0x7f,0xff,0xff,0x39 +00013c 0003b298 DCB 0x00,0x03,0xb2,0x98 +000140 60390002 DCB 0x60,0x39,0x00,0x02 +000144 6f093900 DCB 0x6f,0x09,0x39,0x00 +000148 02b24039 DCB 0x02,0xb2,0x40,0x39 +00014c 00026f0f DCB 0x00,0x02,0x6f,0x0f +000150 390009b2 DCB 0x39,0x00,0x09,0xb2 +000154 202021c2 DCB 0x20,0x20,0x21,0xc2 +000158 21c22fff DCB 0x21,0xc2,0x2f,0xff +00015c 39000db3 DCB 0x39,0x00,0x0d,0xb3 +000160 0008001c DCB 0x00,0x08,0x00,0x1c +000164 001c003c DCB 0x00,0x1c,0x00,0x3c +000168 003c0070 DCB 0x00,0x3c,0x00,0x70 +00016c 3900026f DCB 0x39,0x00,0x02,0x6f +000170 0c39000d DCB 0x0c,0x39,0x00,0x0d +000174 b3007000 DCB 0xb3,0x00,0x70,0x00 +000178 c800c801 DCB 0xc8,0x00,0xc8,0x01 +00017c 48014801 DCB 0x48,0x01,0x48,0x01 +000180 ad390002 DCB 0xad,0x39,0x00,0x02 +000184 6f183900 DCB 0x6f,0x18,0x39,0x00 +000188 0db301ad DCB 0x0d,0xb3,0x01,0xad +00018c 01c201c2 DCB 0x01,0xc2,0x01,0xc2 +000190 01c207ff DCB 0x01,0xc2,0x07,0xff +000194 0fff3900 DCB 0x0f,0xff,0x39,0x00 +000198 026f2439 DCB 0x02,0x6f,0x24,0x39 +00019c 0009b301 DCB 0x00,0x09,0xb3,0x01 +0001a0 5508cc08 DCB 0x55,0x08,0xcc,0x08 +0001a4 cc0fff39 DCB 0xcc,0x0f,0xff,0x39 +0001a8 00026f2c DCB 0x00,0x02,0x6f,0x2c +0001ac 39000fb3 DCB 0x39,0x00,0x0f,0xb3 +0001b0 099008dc DCB 0x09,0x90,0x08,0xdc +0001b4 08700870 DCB 0x08,0x70,0x08,0x70 +0001b8 07c807c8 DCB 0x07,0xc8,0x07,0xc8 +0001bc 06b83900 DCB 0x06,0xb8,0x39,0x00 +0001c0 026f3a39 DCB 0x02,0x6f,0x3a,0x39 +0001c4 000db306 DCB 0x00,0x0d,0xb3,0x06 +0001c8 b804e804 DCB 0xb8,0x04,0xe8,0x04 +0001cc e8024802 DCB 0xe8,0x02,0x48,0x02 +0001d0 48003839 DCB 0x48,0x00,0x38,0x39 +0001d4 00026f46 DCB 0x00,0x02,0x6f,0x46 +0001d8 39000db3 DCB 0x39,0x00,0x0d,0xb3 +0001dc 00380038 DCB 0x00,0x38,0x00,0x38 +0001e0 00380038 DCB 0x00,0x38,0x00,0x38 +0001e4 00380038 DCB 0x00,0x38,0x00,0x38 +0001e8 39000fb4 DCB 0x39,0x00,0x0f,0xb4 +0001ec 0d100c1c DCB 0x0d,0x10,0x0c,0x1c +0001f0 0b880b88 DCB 0x0b,0x88,0x0b,0x88 +0001f4 0aa00aa0 DCB 0x0a,0xa0,0x0a,0xa0 +0001f8 09283900 DCB 0x09,0x28,0x39,0x00 +0001fc 026f0e39 DCB 0x02,0x6f,0x0e,0x39 +000200 000db409 DCB 0x00,0x0d,0xb4,0x09 +000204 2806b006 DCB 0x28,0x06,0xb0,0x06 +000208 b0031803 DCB 0xb0,0x03,0x18,0x03 +00020c 18004839 DCB 0x18,0x00,0x48,0x39 +000210 00026f1a DCB 0x00,0x02,0x6f,0x1a +000214 39000db4 DCB 0x39,0x00,0x0d,0xb4 +000218 00480048 DCB 0x00,0x48,0x00,0x48 +00021c 00480048 DCB 0x00,0x48,0x00,0x48 +000220 00480048 DCB 0x00,0x48,0x00,0x48 +000224 3900026f DCB 0x39,0x00,0x02,0x6f +000228 2639000b DCB 0x26,0x39,0x00,0x0b +00022c b40d1000 DCB 0xb4,0x0d,0x10,0x00 +000230 48004800 DCB 0x48,0x00,0x48,0x00 +000234 48004839 DCB 0x48,0x00,0x48,0x39 +000238 00026f30 DCB 0x00,0x02,0x6f,0x30 +00023c 39000fb4 DCB 0x39,0x00,0x0f,0xb4 +000240 099008dc DCB 0x09,0x90,0x08,0xdc +000244 08700870 DCB 0x08,0x70,0x08,0x70 +000248 07c807c8 DCB 0x07,0xc8,0x07,0xc8 +00024c 06b83900 DCB 0x06,0xb8,0x39,0x00 +000250 026f3e39 DCB 0x02,0x6f,0x3e,0x39 +000254 000db406 DCB 0x00,0x0d,0xb4,0x06 +000258 b804e804 DCB 0xb8,0x04,0xe8,0x04 +00025c e8024802 DCB 0xe8,0x02,0x48,0x02 +000260 48003839 DCB 0x48,0x00,0x38,0x39 +000264 00026f4a DCB 0x00,0x02,0x6f,0x4a +000268 39000db4 DCB 0x39,0x00,0x0d,0xb4 +00026c 00380038 DCB 0x00,0x38,0x00,0x38 +000270 00380038 DCB 0x00,0x38,0x00,0x38 +000274 00380038 DCB 0x00,0x38,0x00,0x38 +000278 3900026f DCB 0x39,0x00,0x02,0x6f +00027c ac390015 DCB 0xac,0x39,0x00,0x15 +000280 b20fff0f DCB 0xb2,0x0f,0xff,0x0f +000284 ff080908 DCB 0xff,0x08,0x09,0x08 +000288 6c08ca09 DCB 0x6c,0x08,0xca,0x09 +00028c 24097909 DCB 0x24,0x09,0x79,0x09 +000290 cb0a1a0a DCB 0xcb,0x0a,0x1a,0x0a +000294 66390002 DCB 0x66,0x39,0x00,0x02 +000298 6fc03900 DCB 0x6f,0xc0,0x39,0x00 +00029c 15b20ab0 DCB 0x15,0xb2,0x0a,0xb0 +0002a0 0af70b3d DCB 0x0a,0xf7,0x0b,0x3d +0002a4 0b800bc1 DCB 0x0b,0x80,0x0b,0xc1 +0002a8 0c010c40 DCB 0x0c,0x01,0x0c,0x40 +0002ac 0c7c0cb8 DCB 0x0c,0x7c,0x0c,0xb8 +0002b0 0cf23900 DCB 0x0c,0xf2,0x39,0x00 +0002b4 026fd439 DCB 0x02,0x6f,0xd4,0x39 +0002b8 0015b20d DCB 0x00,0x15,0xb2,0x0d +0002bc 2b0d630d DCB 0x2b,0x0d,0x63,0x0d +0002c0 9a0dcf0e DCB 0x9a,0x0d,0xcf,0x0e +0002c4 040e380e DCB 0x04,0x0e,0x38,0x0e +0002c8 6b0e9d0e DCB 0x6b,0x0e,0x9d,0x0e +0002cc cf0eff39 DCB 0xcf,0x0e,0xff,0x39 +0002d0 00026fe8 DCB 0x00,0x02,0x6f,0xe8 +0002d4 39000bb2 DCB 0x39,0x00,0x0b,0xb2 +0002d8 0f2f0f5e DCB 0x0f,0x2f,0x0f,0x5e +0002dc 0f8d0fbb DCB 0x0f,0x8d,0x0f,0xbb +0002e0 0fff3900 DCB 0x0f,0xff,0x39,0x00 +0002e4 026f5239 DCB 0x02,0x6f,0x52,0x39 +0002e8 0015b301 DCB 0x00,0x15,0xb3,0x01 +0002ec c201c301 DCB 0xc2,0x01,0xc3,0x01 +0002f0 f5022702 DCB 0xf5,0x02,0x27,0x02 +0002f4 59028b02 DCB 0x59,0x02,0x8b,0x02 +0002f8 bd02ef03 DCB 0xbd,0x02,0xef,0x03 +0002fc 21035339 DCB 0x21,0x03,0x53,0x39 +000300 00026f66 DCB 0x00,0x02,0x6f,0x66 +000304 390015b3 DCB 0x39,0x00,0x15,0xb3 +000308 038403b6 DCB 0x03,0x84,0x03,0xb6 +00030c 03e8041a DCB 0x03,0xe8,0x04,0x1a +000310 044c047e DCB 0x04,0x4c,0x04,0x7e +000314 04b004e2 DCB 0x04,0xb0,0x04,0xe2 +000318 05140546 DCB 0x05,0x14,0x05,0x46 +00031c 3900026f DCB 0x39,0x00,0x02,0x6f +000320 7a390015 DCB 0x7a,0x39,0x00,0x15 +000324 b3057805 DCB 0xb3,0x05,0x78,0x05 +000328 a905db06 DCB 0xa9,0x05,0xdb,0x06 +00032c 0d063f06 DCB 0x0d,0x06,0x3f,0x06 +000330 7106a306 DCB 0x71,0x06,0xa3,0x06 +000334 d5070707 DCB 0xd5,0x07,0x07,0x07 +000338 39390002 DCB 0x39,0x39,0x00,0x02 +00033c 6f8e3900 DCB 0x6f,0x8e,0x39,0x00 +000340 09b3076b DCB 0x09,0xb3,0x07,0x6b +000344 079d07ce DCB 0x07,0x9d,0x07,0xce +000348 07ff3900 DCB 0x07,0xff,0x39,0x00 +00034c 03b90096 DCB 0x03,0xb9,0x00,0x96 +000350 390003bd DCB 0x39,0x00,0x03,0xbd +000354 04b03900 DCB 0x04,0xb0,0x39,0x00 +000358 04c076f3 DCB 0x04,0xc0,0x76,0xf3 +00035c c1390002 DCB 0xc1,0x39,0x00,0x02 +000360 6f083900 DCB 0x6f,0x08,0x39,0x00 +000364 02c04039 DCB 0x02,0xc0,0x40,0x39 +000368 00026f09 DCB 0x00,0x02,0x6f,0x09 +00036c 390003c0 DCB 0x39,0x00,0x03,0xc0 +000370 20203900 DCB 0x20,0x20,0x39,0x00 +000374 026f0239 DCB 0x02,0x6f,0x02,0x39 +000378 0007c124 DCB 0x00,0x07,0xc1,0x24 +00037c 86005700 DCB 0x86,0x00,0x57,0x00 +000380 45390002 DCB 0x45,0x39,0x00,0x02 +000384 6f0a3900 DCB 0x6f,0x0a,0x39,0x00 +000388 03c10086 DCB 0x03,0xc1,0x00,0x86 +00038c 390002c5 DCB 0x39,0x00,0x02,0xc5 +000390 05390002 DCB 0x05,0x39,0x00,0x02 +000394 6f083900 DCB 0x6f,0x08,0x39,0x00 +000398 02c30039 DCB 0x02,0xc3,0x00,0x39 +00039c 000fc655 DCB 0x00,0x0f,0xc6,0x55 +0003a0 55555555 DCB 0x55,0x55,0x55,0x55 +0003a4 55555555 DCB 0x55,0x55,0x55,0x55 +0003a8 55555555 DCB 0x55,0x55,0x55,0x55 +0003ac 55390002 DCB 0x55,0x39,0x00,0x02 +0003b0 ca123900 DCB 0xca,0x12,0x39,0x00 +0003b4 02b90039 DCB 0x02,0xb9,0x00,0x39 +0003b8 0005be0e DCB 0x00,0x05,0xbe,0x0e +0003bc 0b141339 DCB 0x0b,0x14,0x13,0x39 +0003c0 00026f05 DCB 0x00,0x02,0x6f,0x05 +0003c4 390002be DCB 0x39,0x00,0x02,0xbe +0003c8 8a390006 DCB 0x8a,0x39,0x00,0x06 +0003cc f055aa52 DCB 0xf0,0x55,0xaa,0x52 +0003d0 08003900 DCB 0x08,0x00,0x39,0x00 +0003d4 026f2a39 DCB 0x02,0x6f,0x2a,0x39 +0003d8 0002d943 DCB 0x00,0x02,0xd9,0x43 +0003dc 390006f0 DCB 0x39,0x00,0x06,0xf0 +0003e0 55aa5208 DCB 0x55,0xaa,0x52,0x08 +0003e4 0139000b DCB 0x01,0x39,0x00,0x0b +0003e8 b500b000 DCB 0xb5,0x00,0xb0,0x00 +0003ec 98009800 DCB 0x98,0x00,0x98,0x00 +0003f0 b0009839 DCB 0xb0,0x00,0x98,0x39 +0003f4 000bb601 DCB 0x00,0x0b,0xb6,0x01 +0003f8 3800d000 DCB 0x38,0x00,0xd0,0x00 +0003fc d0013800 DCB 0xd0,0x01,0x38,0x00 +000400 d039000d DCB 0xd0,0x39,0x00,0x0d +000404 c200b001 DCB 0xc2,0x00,0xb0,0x01 +000408 3800b001 DCB 0x38,0x00,0xb0,0x01 +00040c 3800b001 DCB 0x38,0x00,0xb0,0x01 +000410 38390003 DCB 0x38,0x39,0x00,0x03 +000414 b0040439 DCB 0xb0,0x04,0x04,0x39 +000418 0003b313 DCB 0x00,0x03,0xb3,0x13 +00041c 13390007 DCB 0x13,0x39,0x00,0x07 +000420 b71b1b1b DCB 0xb7,0x1b,0x1b,0x1b +000424 1b1b1b39 DCB 0x1b,0x1b,0x1b,0x39 +000428 0003b108 DCB 0x00,0x03,0xb1,0x08 +00042c 08390003 DCB 0x08,0x39,0x00,0x03 +000430 b4131339 DCB 0xb4,0x13,0x13,0x39 +000434 0008b846 DCB 0x00,0x08,0xb8,0x46 +000438 46464646 DCB 0x46,0x46,0x46,0x46 +00043c 46463900 DCB 0x46,0x46,0x39,0x00 +000440 1db9001f DCB 0x1d,0xb9,0x00,0x1f +000444 0000001f DCB 0x00,0x00,0x00,0x1f +000448 00001f00 DCB 0x00,0x00,0x1f,0x00 +00044c 001f0000 DCB 0x00,0x1f,0x00,0x00 +000450 00000000 DCB 0x00,0x00,0x00,0x00 +000454 1f1f1f1f DCB 0x1f,0x1f,0x1f,0x1f +000458 1f000000 DCB 0x1f,0x00,0x00,0x00 +00045c 00003900 DCB 0x00,0x00,0x39,0x00 +000460 06bb0394 DCB 0x06,0xbb,0x03,0x94 +000464 00193c39 DCB 0x00,0x19,0x3c,0x39 +000468 00026f05 DCB 0x00,0x02,0x6f,0x05 +00046c 390014bb DCB 0x39,0x00,0x14,0xbb +000470 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +000474 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +000478 1b1b2020 DCB 0x1b,0x1b,0x20,0x20 +00047c 20202020 DCB 0x20,0x20,0x20,0x20 +000480 20202039 DCB 0x20,0x20,0x20,0x39 +000484 00026f18 DCB 0x00,0x02,0x6f,0x18 +000488 390014bb DCB 0x39,0x00,0x14,0xbb +00048c 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +000490 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +000494 1b1b2020 DCB 0x1b,0x1b,0x20,0x20 +000498 20202020 DCB 0x20,0x20,0x20,0x20 +00049c 20202039 DCB 0x20,0x20,0x20,0x39 +0004a0 00026f2b DCB 0x00,0x02,0x6f,0x2b +0004a4 390014bb DCB 0x39,0x00,0x14,0xbb +0004a8 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +0004ac 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +0004b0 1b1b2020 DCB 0x1b,0x1b,0x20,0x20 +0004b4 20202020 DCB 0x20,0x20,0x20,0x20 +0004b8 20202039 DCB 0x20,0x20,0x20,0x39 +0004bc 00026f3e DCB 0x00,0x02,0x6f,0x3e +0004c0 390014bb DCB 0x39,0x00,0x14,0xbb +0004c4 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +0004c8 1b1b1b1b DCB 0x1b,0x1b,0x1b,0x1b +0004cc 1b1b2020 DCB 0x1b,0x1b,0x20,0x20 +0004d0 20202020 DCB 0x20,0x20,0x20,0x20 +0004d4 20202039 DCB 0x20,0x20,0x20,0x39 +0004d8 0005ba10 DCB 0x00,0x05,0xba,0x10 +0004dc 10101039 DCB 0x10,0x10,0x10,0x39 +0004e0 0003c480 DCB 0x00,0x03,0xc4,0x80 +0004e4 03390002 DCB 0x03,0x39,0x00,0x02 +0004e8 c7013900 DCB 0xc7,0x01,0x39,0x00 +0004ec 03cd0581 DCB 0x03,0xcd,0x05,0x81 +0004f0 390002cf DCB 0x39,0x00,0x02,0xcf +0004f4 1d390002 DCB 0x1d,0x39,0x00,0x02 +0004f8 6f013900 DCB 0x6f,0x01,0x39,0x00 +0004fc 05ce0001 DCB 0x05,0xce,0x00,0x01 +000500 00003900 DCB 0x00,0x00,0x39,0x00 +000504 026f0939 DCB 0x02,0x6f,0x09,0x39 +000508 0002d200 DCB 0x00,0x02,0xd2,0x00 +00050c 3900026f DCB 0x39,0x00,0x02,0x6f +000510 10390002 DCB 0x10,0x39,0x00,0x02 +000514 d80c3900 DCB 0xd8,0x0c,0x39,0x00 +000518 02d9ab39 DCB 0x02,0xd9,0xab,0x39 +00051c 0002d107 DCB 0x00,0x02,0xd1,0x07 +000520 3900026f DCB 0x39,0x00,0x02,0x6f +000524 02390002 DCB 0x02,0x39,0x00,0x02 +000528 d1063900 DCB 0xd1,0x06,0x39,0x00 +00052c 026f0539 DCB 0x02,0x6f,0x05,0x39 +000530 0002d106 DCB 0x00,0x02,0xd1,0x06 +000534 390003d6 DCB 0x39,0x00,0x03,0xd6 +000538 00403900 DCB 0x00,0x40,0x39,0x00 +00053c 06f055aa DCB 0x06,0xf0,0x55,0xaa +000540 52080239 DCB 0x52,0x08,0x02,0x39 +000544 0019b900 DCB 0x00,0x19,0xb9,0x00 +000548 04000c00 DCB 0x04,0x00,0x0c,0x00 +00054c 14001c00 DCB 0x14,0x00,0x1c,0x00 +000550 2c003c00 DCB 0x2c,0x00,0x3c,0x00 +000554 4c005c00 DCB 0x4c,0x00,0x5c,0x00 +000558 7c009c00 DCB 0x7c,0x00,0x9c,0x00 +00055c bc00dc39 DCB 0xbc,0x00,0xdc,0x39 +000560 0019ba00 DCB 0x00,0x19,0xba,0x00 +000564 fc013c01 DCB 0xfc,0x01,0x3c,0x01 +000568 7c01bc01 DCB 0x7c,0x01,0xbc,0x01 +00056c fc027c02 DCB 0xfc,0x02,0x7c,0x02 +000570 fc037c03 DCB 0xfc,0x03,0x7c,0x03 +000574 bc03dc03 DCB 0xbc,0x03,0xdc,0x03 +000578 fc03ff39 DCB 0xfc,0x03,0xff,0x39 +00057c 0002bc11 DCB 0x00,0x02,0xbc,0x11 +000580 390011bd DCB 0x39,0x00,0x11,0xbd +000584 96006900 DCB 0x96,0x00,0x69,0x00 +000588 00960069 DCB 0x00,0x96,0x00,0x69 +00058c bb4444bb DCB 0xbb,0x44,0x44,0xbb +000590 ee1111ee DCB 0xee,0x11,0x11,0xee +000594 390002c1 DCB 0x39,0x00,0x02,0xc1 +000598 02390009 DCB 0x02,0x39,0x00,0x09 +00059c c2190091 DCB 0xc2,0x19,0x00,0x91 +0005a0 00190091 DCB 0x00,0x19,0x00,0x91 +0005a4 00390003 DCB 0x00,0x39,0x00,0x03 +0005a8 c0000039 DCB 0xc0,0x00,0x00,0x39 +0005ac 0002ce01 DCB 0x00,0x02,0xce,0x01 +0005b0 390002cc DCB 0x39,0x00,0x02,0xcc +0005b4 00390006 DCB 0x00,0x39,0x00,0x06 +0005b8 f055aa52 DCB 0xf0,0x55,0xaa,0x52 +0005bc 08023900 DCB 0x08,0x02,0x39,0x00 +0005c0 02cc3039 DCB 0x02,0xcc,0x30,0x39 +0005c4 0006f055 DCB 0x00,0x06,0xf0,0x55 +0005c8 aa520802 DCB 0xaa,0x52,0x08,0x02 +0005cc 390002bf DCB 0x39,0x00,0x02,0xbf +0005d0 09390013 DCB 0x09,0x39,0x00,0x13 +0005d4 b0000002 DCB 0xb0,0x00,0x00,0x02 +0005d8 3c028a02 DCB 0x3c,0x02,0x8a,0x02 +0005dc d8031903 DCB 0xd8,0x03,0x19,0x03 +0005e0 99040204 DCB 0x99,0x04,0x02,0x04 +0005e4 5804ac39 DCB 0x58,0x04,0xac,0x39 +0005e8 0013b105 DCB 0x00,0x13,0xb1,0x05 +0005ec 3705a706 DCB 0x37,0x05,0xa7,0x06 +0005f0 15066f06 DCB 0x15,0x06,0x6f,0x06 +0005f4 c7075d07 DCB 0xc7,0x07,0x5d,0x07 +0005f8 e1085e08 DCB 0xe1,0x08,0x5e,0x08 +0005fc d239000f DCB 0xd2,0x39,0x00,0x0f +000600 b209b80a DCB 0xb2,0x09,0xb8,0x0a +000604 910b680b DCB 0x91,0x0b,0x68,0x0b +000608 d70c120c DCB 0xd7,0x0c,0x12,0x0c +00060c 4a0c4a39 DCB 0x4a,0x0c,0x4a,0x39 +000610 0013b300 DCB 0x00,0x13,0xb3,0x00 +000614 0001b002 DCB 0x00,0x01,0xb0,0x02 +000618 29027502 DCB 0x29,0x02,0x75,0x02 +00061c b7033803 DCB 0xb7,0x03,0x38,0x03 +000620 9803e404 DCB 0x98,0x03,0xe4,0x04 +000624 2e390013 DCB 0x2e,0x39,0x00,0x13 +000628 b404a405 DCB 0xb4,0x04,0xa4,0x05 +00062c 05056505 DCB 0x05,0x05,0x65,0x05 +000630 b3060006 DCB 0xb3,0x06,0x00,0x06 +000634 7f06f507 DCB 0x7f,0x06,0xf5,0x07 +000638 6007c139 DCB 0x60,0x07,0xc1,0x39 +00063c 000fb508 DCB 0x00,0x0f,0xb5,0x08 +000640 80093309 DCB 0x80,0x09,0x33,0x09 +000644 e40a380a DCB 0xe4,0x0a,0x38,0x0a +000648 610a8c0a DCB 0x61,0x0a,0x8c,0x0a +00064c 8c390013 DCB 0x8c,0x39,0x00,0x13 +000650 b6000001 DCB 0xb6,0x00,0x00,0x01 +000654 e6026c02 DCB 0xe6,0x02,0x6c,0x02 +000658 dc033103 DCB 0xdc,0x03,0x31,0x03 +00065c d7045304 DCB 0xd7,0x04,0x53,0x04 +000660 b4051439 DCB 0xb4,0x05,0x14,0x39 +000664 0013b705 DCB 0x00,0x13,0xb7,0x05 +000668 a4061a06 DCB 0xa4,0x06,0x1a,0x06 +00066c 8e06ef07 DCB 0x8e,0x06,0xef,0x07 +000670 4e07ec08 DCB 0x4e,0x07,0xec,0x08 +000674 7d090309 DCB 0x7d,0x09,0x03,0x09 +000678 8339000f DCB 0x83,0x39,0x00,0x0f +00067c b80a7f0b DCB 0xb8,0x0a,0x7f,0x0b +000680 790c720c DCB 0x79,0x0c,0x72,0x0c +000684 fb0d420d DCB 0xfb,0x0d,0x42,0x0d +000688 8e0d8e39 DCB 0x8e,0x0d,0x8e,0x39 +00068c 0002bf08 DCB 0x00,0x02,0xbf,0x08 +000690 390013b0 DCB 0x39,0x00,0x13,0xb0 +000694 00000290 DCB 0x00,0x00,0x02,0x90 +000698 02cc0308 DCB 0x02,0xcc,0x03,0x08 +00069c 034003ad DCB 0x03,0x40,0x03,0xad +0006a0 04040459 DCB 0x04,0x04,0x04,0x59 +0006a4 049d3900 DCB 0x04,0x9d,0x39,0x00 +0006a8 13b10522 DCB 0x13,0xb1,0x05,0x22 +0006ac 058d05eb DCB 0x05,0x8d,0x05,0xeb +0006b0 06470696 DCB 0x06,0x47,0x06,0x96 +0006b4 071b079f DCB 0x07,0x1b,0x07,0x9f +0006b8 080f087d DCB 0x08,0x0f,0x08,0x7d +0006bc 39000fb2 DCB 0x39,0x00,0x0f,0xb2 +0006c0 09420a05 DCB 0x09,0x42,0x0a,0x05 +0006c4 0abf0b1b DCB 0x0a,0xbf,0x0b,0x1b +0006c8 0b4c0b7c DCB 0x0b,0x4c,0x0b,0x7c +0006cc 0b7c3900 DCB 0x0b,0x7c,0x39,0x00 +0006d0 13b30000 DCB 0x13,0xb3,0x00,0x00 +0006d4 0226026e DCB 0x02,0x26,0x02,0x6e +0006d8 029b02d0 DCB 0x02,0x9b,0x02,0xd0 +0006dc 03370386 DCB 0x03,0x37,0x03,0x86 +0006e0 03d4040f DCB 0x03,0xd4,0x04,0x0f +0006e4 390013b4 DCB 0x39,0x00,0x13,0xb4 +0006e8 048104df DCB 0x04,0x81,0x04,0xdf +0006ec 052f057e DCB 0x05,0x2f,0x05,0x7e +0006f0 05c10636 DCB 0x05,0xc1,0x06,0x36 +0006f4 06a9070b DCB 0x06,0xa9,0x07,0x0b +0006f8 076c3900 DCB 0x07,0x6c,0x39,0x00 +0006fc 0fb50810 DCB 0x0f,0xb5,0x08,0x10 +000700 08b2094e DCB 0x08,0xb2,0x09,0x4e +000704 099a09c0 DCB 0x09,0x9a,0x09,0xc0 +000708 09e709e7 DCB 0x09,0xe7,0x09,0xe7 +00070c 390013b6 DCB 0x39,0x00,0x13,0xb6 +000710 00000245 DCB 0x00,0x00,0x02,0x45 +000714 02a602f7 DCB 0x02,0xa6,0x02,0xf7 +000718 034403db DCB 0x03,0x44,0x03,0xdb +00071c 044504ae DCB 0x04,0x45,0x04,0xae +000720 04f93900 DCB 0x04,0xf9,0x39,0x00 +000724 13b7058c DCB 0x13,0xb7,0x05,0x8c +000728 06020664 DCB 0x06,0x02,0x06,0x64 +00072c 06c40716 DCB 0x06,0xc4,0x07,0x16 +000730 07a3082f DCB 0x07,0xa3,0x08,0x2f +000734 08ac0927 DCB 0x08,0xac,0x09,0x27 +000738 39000fb8 DCB 0x39,0x00,0x0f,0xb8 +00073c 0a000ad8 DCB 0x0a,0x00,0x0a,0xd8 +000740 0bad0c16 DCB 0x0b,0xad,0x0c,0x16 +000744 0c4d0c87 DCB 0x0c,0x4d,0x0c,0x87 +000748 0c873900 DCB 0x0c,0x87,0x39,0x00 +00074c 02bf0739 DCB 0x02,0xbf,0x07,0x39 +000750 0013b000 DCB 0x00,0x13,0xb0,0x00 +000754 00027602 DCB 0x00,0x02,0x76,0x02 +000758 9202ae02 DCB 0x92,0x02,0xae,0x02 +00075c ca030603 DCB 0xca,0x03,0x06,0x03 +000760 45037c03 DCB 0x45,0x03,0x7c,0x03 +000764 af390013 DCB 0xaf,0x39,0x00,0x13 +000768 b1040f04 DCB 0xb1,0x04,0x0f,0x04 +00076c 5f04ad04 DCB 0x5f,0x04,0xad,0x04 +000770 f1052e05 DCB 0xf1,0x05,0x2e,0x05 +000774 9705f806 DCB 0x97,0x05,0xf8,0x06 +000778 4f069e39 DCB 0x4f,0x06,0x9e,0x39 +00077c 000fb207 DCB 0x00,0x0f,0xb2,0x07 +000780 2a07a608 DCB 0x2a,0x07,0xa6,0x08 +000784 19084e08 DCB 0x19,0x08,0x4e,0x08 +000788 68088208 DCB 0x68,0x08,0x82,0x08 +00078c 82390013 DCB 0x82,0x39,0x00,0x13 +000790 b3000002 DCB 0xb3,0x00,0x00,0x02 +000794 24024202 DCB 0x24,0x02,0x42,0x02 +000798 60027302 DCB 0x60,0x02,0x73,0x02 +00079c 9f02d403 DCB 0x9f,0x02,0xd4,0x03 +0007a0 08033a39 DCB 0x08,0x03,0x3a,0x39 +0007a4 0013b403 DCB 0x00,0x13,0xb4,0x03 +0007a8 8e03d604 DCB 0x8e,0x03,0xd6,0x04 +0007ac 1c045504 DCB 0x1c,0x04,0x55,0x04 +0007b0 8a04e805 DCB 0x8a,0x04,0xe8,0x05 +0007b4 3b058505 DCB 0x3b,0x05,0x85,0x05 +0007b8 cc39000f DCB 0xcc,0x39,0x00,0x0f +0007bc b5064306 DCB 0xb5,0x06,0x43,0x06 +0007c0 af071207 DCB 0xaf,0x07,0x12,0x07 +0007c4 41075707 DCB 0x41,0x07,0x57,0x07 +0007c8 6c076c39 DCB 0x6c,0x07,0x6c,0x39 +0007cc 0013b600 DCB 0x00,0x13,0xb6,0x00 +0007d0 00023902 DCB 0x00,0x02,0x39,0x02 +0007d4 64028f02 DCB 0x64,0x02,0x8f,0x02 +0007d8 b3030403 DCB 0xb3,0x03,0x04,0x03 +0007dc 5803a203 DCB 0x58,0x03,0xa2,0x03 +0007e0 e4390013 DCB 0xe4,0x39,0x00,0x13 +0007e4 b7045704 DCB 0xb7,0x04,0x57,0x04 +0007e8 b5050d05 DCB 0xb5,0x05,0x0d,0x05 +0007ec 55059706 DCB 0x55,0x05,0x97,0x06 +0007f0 0a067006 DCB 0x0a,0x06,0x70,0x06 +0007f4 c9072139 DCB 0xc9,0x07,0x21,0x39 +0007f8 000fb807 DCB 0x00,0x0f,0xb8,0x07 +0007fc b2083808 DCB 0xb2,0x08,0x38,0x08 +000800 b308ed09 DCB 0xb3,0x08,0xed,0x09 +000804 0a092609 DCB 0x0a,0x09,0x26,0x09 +000808 26390002 DCB 0x26,0x39,0x00,0x02 +00080c bf063900 DCB 0xbf,0x06,0x39,0x00 +000810 13b00000 DCB 0x13,0xb0,0x00,0x00 +000814 026d028b DCB 0x02,0x6d,0x02,0x8b +000818 02a902c7 DCB 0x02,0xa9,0x02,0xc7 +00081c 0303033c DCB 0x03,0x03,0x03,0x3c +000820 037403a8 DCB 0x03,0x74,0x03,0xa8 +000824 390013b1 DCB 0x39,0x00,0x13,0xb1 +000828 04050453 DCB 0x04,0x05,0x04,0x53 +00082c 04a004e3 DCB 0x04,0xa0,0x04,0xe3 +000830 051b0587 DCB 0x05,0x1b,0x05,0x87 +000834 05eb0640 DCB 0x05,0xeb,0x06,0x40 +000838 06943900 DCB 0x06,0x94,0x39,0x00 +00083c 0fb2071e DCB 0x0f,0xb2,0x07,0x1e +000840 07980806 DCB 0x07,0x98,0x08,0x06 +000844 083d0857 DCB 0x08,0x3d,0x08,0x57 +000848 08720872 DCB 0x08,0x72,0x08,0x72 +00084c 390013b3 DCB 0x39,0x00,0x13,0xb3 +000850 00000229 DCB 0x00,0x00,0x02,0x29 +000854 0244025f DCB 0x02,0x44,0x02,0x5f +000858 0270029c DCB 0x02,0x70,0x02,0x9c +00085c 02d00303 DCB 0x02,0xd0,0x03,0x03 +000860 03363900 DCB 0x03,0x36,0x39,0x00 +000864 13b40387 DCB 0x13,0xb4,0x03,0x87 +000868 03cb040d DCB 0x03,0xcb,0x04,0x0d +00086c 04480479 DCB 0x04,0x48,0x04,0x79 +000870 04d9052f DCB 0x04,0xd9,0x05,0x2f +000874 057805bf DCB 0x05,0x78,0x05,0xbf +000878 39000fb5 DCB 0x39,0x00,0x0f,0xb5 +00087c 063706a1 DCB 0x06,0x37,0x06,0xa1 +000880 07020731 DCB 0x07,0x02,0x07,0x31 +000884 0747075d DCB 0x07,0x47,0x07,0x5d +000888 075d3900 DCB 0x07,0x5d,0x39,0x00 +00088c 13b60000 DCB 0x13,0xb6,0x00,0x00 +000890 02390263 DCB 0x02,0x39,0x02,0x63 +000894 028d02b0 DCB 0x02,0x8d,0x02,0xb0 +000898 0300034d DCB 0x03,0x00,0x03,0x4d +00089c 039803de DCB 0x03,0x98,0x03,0xde +0008a0 390013b7 DCB 0x39,0x00,0x13,0xb7 +0008a4 044d04a6 DCB 0x04,0x4d,0x04,0xa6 +0008a8 04fe0545 DCB 0x04,0xfe,0x05,0x45 +0008ac 058205f9 DCB 0x05,0x82,0x05,0xf9 +0008b0 066206bc DCB 0x06,0x62,0x06,0xbc +0008b4 07153900 DCB 0x07,0x15,0x39,0x00 +0008b8 0fb807a5 DCB 0x0f,0xb8,0x07,0xa5 +0008bc 0828089f DCB 0x08,0x28,0x08,0x9f +0008c0 08da08f6 DCB 0x08,0xda,0x08,0xf6 +0008c4 09110911 DCB 0x09,0x11,0x09,0x11 +0008c8 390002bf DCB 0x39,0x00,0x02,0xbf +0008cc 05390013 DCB 0x05,0x39,0x00,0x13 +0008d0 b0000002 DCB 0xb0,0x00,0x00,0x02 +0008d4 9802ae02 DCB 0x98,0x02,0xae,0x02 +0008d8 c402da03 DCB 0xc4,0x02,0xda,0x03 +0008dc 10034403 DCB 0x10,0x03,0x44,0x03 +0008e0 7703a839 DCB 0x77,0x03,0xa8,0x39 +0008e4 0013b104 DCB 0x00,0x13,0xb1,0x04 +0008e8 07045c04 DCB 0x07,0x04,0x5c,0x04 +0008ec a504e605 DCB 0xa5,0x04,0xe6,0x05 +0008f0 1b058105 DCB 0x1b,0x05,0x81,0x05 +0008f4 e5063606 DCB 0xe5,0x06,0x36,0x06 +0008f8 8639000f DCB 0x86,0x39,0x00,0x0f +0008fc b2071207 DCB 0xb2,0x07,0x12,0x07 +000900 8907f708 DCB 0x89,0x07,0xf7,0x08 +000904 2d084808 DCB 0x2d,0x08,0x48,0x08 +000908 60086039 DCB 0x60,0x08,0x60,0x39 +00090c 0013b300 DCB 0x00,0x13,0xb3,0x00 +000910 00024102 DCB 0x00,0x02,0x41,0x02 +000914 59027102 DCB 0x59,0x02,0x71,0x02 +000918 8002a702 DCB 0x80,0x02,0xa7,0x02 +00091c d6030303 DCB 0xd6,0x03,0x03,0x03 +000920 30390013 DCB 0x30,0x39,0x00,0x13 +000924 b4038703 DCB 0xb4,0x03,0x87,0x03 +000928 d2041104 DCB 0xd2,0x04,0x11,0x04 +00092c 4b047d04 DCB 0x4b,0x04,0x7d,0x04 +000930 d5052b05 DCB 0xd5,0x05,0x2b,0x05 +000934 7205b739 DCB 0x72,0x05,0xb7,0x39 +000938 000fb506 DCB 0x00,0x0f,0xb5,0x06 +00093c 2f069806 DCB 0x2f,0x06,0x98,0x06 +000940 f7072507 DCB 0xf7,0x07,0x25,0x07 +000944 3c075107 DCB 0x3c,0x07,0x51,0x07 +000948 51390013 DCB 0x51,0x39,0x00,0x13 +00094c b6000002 DCB 0xb6,0x00,0x00,0x02 +000950 54027902 DCB 0x54,0x02,0x79,0x02 +000954 9e02bd03 DCB 0x9e,0x02,0xbd,0x03 +000958 06034e03 DCB 0x06,0x03,0x4e,0x03 +00095c 9403d239 DCB 0x94,0x03,0xd2,0x39 +000960 0013b704 DCB 0x00,0x13,0xb7,0x04 +000964 4b04ad04 DCB 0x4b,0x04,0xad,0x04 +000968 ff054805 DCB 0xff,0x05,0x48,0x05 +00096c 8405f106 DCB 0x84,0x05,0xf1,0x06 +000970 5d06b407 DCB 0x5d,0x06,0xb4,0x07 +000974 0939000f DCB 0x09,0x39,0x00,0x0f +000978 b8079c08 DCB 0xb8,0x07,0x9c,0x08 +00097c 1d089208 DCB 0x1d,0x08,0x92,0x08 +000980 cb08e709 DCB 0xcb,0x08,0xe7,0x09 +000984 02090239 DCB 0x02,0x09,0x02,0x39 +000988 0002bf04 DCB 0x00,0x02,0xbf,0x04 +00098c 390013b0 DCB 0x39,0x00,0x13,0xb0 +000990 000002a2 DCB 0x00,0x00,0x02,0xa2 +000994 02b902d0 DCB 0x02,0xb9,0x02,0xd0 +000998 02e70318 DCB 0x02,0xe7,0x03,0x18 +00099c 034b037d DCB 0x03,0x4b,0x03,0x7d +0009a0 03b23900 DCB 0x03,0xb2,0x39,0x00 +0009a4 13b10403 DCB 0x13,0xb1,0x04,0x03 +0009a8 04530495 DCB 0x04,0x53,0x04,0x95 +0009ac 04d60511 DCB 0x04,0xd6,0x05,0x11 +0009b0 057a05dc DCB 0x05,0x7a,0x05,0xdc +0009b4 062d067d DCB 0x06,0x2d,0x06,0x7d +0009b8 39000fb2 DCB 0x39,0x00,0x0f,0xb2 +0009bc 07010777 DCB 0x07,0x01,0x07,0x77 +0009c0 07e40818 DCB 0x07,0xe4,0x08,0x18 +0009c4 08310849 DCB 0x08,0x31,0x08,0x49 +0009c8 08493900 DCB 0x08,0x49,0x39,0x00 +0009cc 13b30000 DCB 0x13,0xb3,0x00,0x00 +0009d0 02650279 DCB 0x02,0x65,0x02,0x79 +0009d4 028d029a DCB 0x02,0x8d,0x02,0x9a +0009d8 02c002ec DCB 0x02,0xc0,0x02,0xec +0009dc 03160345 DCB 0x03,0x16,0x03,0x45 +0009e0 390013b4 DCB 0x39,0x00,0x13,0xb4 +0009e4 039003da DCB 0x03,0x90,0x03,0xda +0009e8 0415044e DCB 0x04,0x15,0x04,0x4e +0009ec 048304df DCB 0x04,0x83,0x04,0xdf +0009f0 05310577 DCB 0x05,0x31,0x05,0x77 +0009f4 05bb3900 DCB 0x05,0xbb,0x39,0x00 +0009f8 0fb50631 DCB 0x0f,0xb5,0x06,0x31 +0009fc 069806f7 DCB 0x06,0x98,0x06,0xf7 +000a00 07230738 DCB 0x07,0x23,0x07,0x38 +000a04 074c074c DCB 0x07,0x4c,0x07,0x4c +000a08 390013b6 DCB 0x39,0x00,0x13,0xb6 +000a0c 0000027a DCB 0x00,0x00,0x02,0x7a +000a10 029602b2 DCB 0x02,0x96,0x02,0xb2 +000a14 02ca0310 DCB 0x02,0xca,0x03,0x10 +000a18 03550399 DCB 0x03,0x55,0x03,0x99 +000a1c 03dc3900 DCB 0x03,0xdc,0x39,0x00 +000a20 13b70440 DCB 0x13,0xb7,0x04,0x40 +000a24 04a204ee DCB 0x04,0xa2,0x04,0xee +000a28 05380579 DCB 0x05,0x38,0x05,0x79 +000a2c 05ee0654 DCB 0x05,0xee,0x06,0x54 +000a30 06a906fc DCB 0x06,0xa9,0x06,0xfc +000a34 39000fb8 DCB 0x39,0x00,0x0f,0xb8 +000a38 078a0809 DCB 0x07,0x8a,0x08,0x09 +000a3c 088008b8 DCB 0x08,0x80,0x08,0xb8 +000a40 08d208ec DCB 0x08,0xd2,0x08,0xec +000a44 08ec3900 DCB 0x08,0xec,0x39,0x00 +000a48 02bf0339 DCB 0x02,0xbf,0x03,0x39 +000a4c 0013b000 DCB 0x00,0x13,0xb0,0x00 +000a50 0002ea02 DCB 0x00,0x02,0xea,0x02 +000a54 fb030c03 DCB 0xfb,0x03,0x0c,0x03 +000a58 1d034003 DCB 0x1d,0x03,0x40,0x03 +000a5c 6c039603 DCB 0x6c,0x03,0x96,0x03 +000a60 be390013 DCB 0xbe,0x39,0x00,0x13 +000a64 b1040d04 DCB 0xb1,0x04,0x0d,0x04 +000a68 52049104 DCB 0x52,0x04,0x91,0x04 +000a6c cf050605 DCB 0xcf,0x05,0x06,0x05 +000a70 6a05c306 DCB 0x6a,0x05,0xc3,0x06 +000a74 13066239 DCB 0x13,0x06,0x62,0x39 +000a78 000fb206 DCB 0x00,0x0f,0xb2,0x06 +000a7c e5075907 DCB 0xe5,0x07,0x59,0x07 +000a80 c007f208 DCB 0xc0,0x07,0xf2,0x08 +000a84 0a082108 DCB 0x0a,0x08,0x21,0x08 +000a88 21390013 DCB 0x21,0x39,0x00,0x13 +000a8c b3000002 DCB 0xb3,0x00,0x00,0x02 +000a90 9502aa02 DCB 0x95,0x02,0xaa,0x02 +000a94 bf02d402 DCB 0xbf,0x02,0xd4,0x02 +000a98 ef031103 DCB 0xef,0x03,0x11,0x03 +000a9c 34035539 DCB 0x34,0x03,0x55,0x39 +000aa0 0013b403 DCB 0x00,0x13,0xb4,0x03 +000aa4 9e03dd04 DCB 0x9e,0x03,0xdd,0x04 +000aa8 15044b04 DCB 0x15,0x04,0x4b,0x04 +000aac 7d04d505 DCB 0x7d,0x04,0xd5,0x05 +000ab0 21056605 DCB 0x21,0x05,0x66,0x05 +000ab4 aa39000f DCB 0xaa,0x39,0x00,0x0f +000ab8 b5061906 DCB 0xb5,0x06,0x19,0x06 +000abc 7d06d707 DCB 0x7d,0x06,0xd7,0x07 +000ac0 03071707 DCB 0x03,0x07,0x17,0x07 +000ac4 2b072b39 DCB 0x2b,0x07,0x2b,0x39 +000ac8 0013b600 DCB 0x00,0x13,0xb6,0x00 +000acc 0002a402 DCB 0x00,0x02,0xa4,0x02 +000ad0 c202e002 DCB 0xc2,0x02,0xe0,0x02 +000ad4 fe033103 DCB 0xfe,0x03,0x31,0x03 +000ad8 6c03a303 DCB 0x6c,0x03,0xa3,0x03 +000adc d8390013 DCB 0xd8,0x39,0x00,0x13 +000ae0 b7044004 DCB 0xb7,0x04,0x40,0x04 +000ae4 9504e005 DCB 0x95,0x04,0xe0,0x05 +000ae8 29056905 DCB 0x29,0x05,0x69,0x05 +000aec d8063806 DCB 0xd8,0x06,0x38,0x06 +000af0 8e06e239 DCB 0x8e,0x06,0xe2,0x39 +000af4 000fb807 DCB 0x00,0x0f,0xb8,0x07 +000af8 6d07e808 DCB 0x6d,0x07,0xe8,0x08 +000afc 58088e08 DCB 0x58,0x08,0x8e,0x08 +000b00 a808c108 DCB 0xa8,0x08,0xc1,0x08 +000b04 c1390002 DCB 0xc1,0x39,0x00,0x02 +000b08 bf023900 DCB 0xbf,0x02,0x39,0x00 +000b0c 13b00000 DCB 0x13,0xb0,0x00,0x00 +000b10 03240334 DCB 0x03,0x24,0x03,0x34 +000b14 03440354 DCB 0x03,0x44,0x03,0x54 +000b18 03740394 DCB 0x03,0x74,0x03,0x94 +000b1c 03b403d3 DCB 0x03,0xb4,0x03,0xd3 +000b20 390013b1 DCB 0x39,0x00,0x13,0xb1 +000b24 04160453 DCB 0x04,0x16,0x04,0x53 +000b28 048b04c1 DCB 0x04,0x8b,0x04,0xc1 +000b2c 04f20551 DCB 0x04,0xf2,0x05,0x51 +000b30 05a705f2 DCB 0x05,0xa7,0x05,0xf2 +000b34 063e3900 DCB 0x06,0x3e,0x39,0x00 +000b38 0fb206b9 DCB 0x0f,0xb2,0x06,0xb9 +000b3c 0726078e DCB 0x07,0x26,0x07,0x8e +000b40 07be07d4 DCB 0x07,0xbe,0x07,0xd4 +000b44 07ea07ea DCB 0x07,0xea,0x07,0xea +000b48 390013b3 DCB 0x39,0x00,0x13,0xb3 +000b4c 000002b7 DCB 0x00,0x00,0x02,0xb7 +000b50 02cd02e3 DCB 0x02,0xcd,0x02,0xe3 +000b54 02f90325 DCB 0x02,0xf9,0x03,0x25 +000b58 0341035b DCB 0x03,0x41,0x03,0x5b +000b5c 03743900 DCB 0x03,0x74,0x39,0x00 +000b60 13b403ad DCB 0x13,0xb4,0x03,0xad +000b64 03e80419 DCB 0x03,0xe8,0x04,0x19 +000b68 04490473 DCB 0x04,0x49,0x04,0x73 +000b6c 04c40511 DCB 0x04,0xc4,0x05,0x11 +000b70 0550058c DCB 0x05,0x50,0x05,0x8c +000b74 39000fb5 DCB 0x39,0x00,0x0f,0xb5 +000b78 05f90657 DCB 0x05,0xf9,0x06,0x57 +000b7c 06ae06d7 DCB 0x06,0xae,0x06,0xd7 +000b80 06ea06fd DCB 0x06,0xea,0x06,0xfd +000b84 06fd3900 DCB 0x06,0xfd,0x39,0x00 +000b88 13b60000 DCB 0x13,0xb6,0x00,0x00 +000b8c 02c902e5 DCB 0x02,0xc9,0x02,0xe5 +000b90 0301031d DCB 0x03,0x01,0x03,0x1d +000b94 03560386 DCB 0x03,0x56,0x03,0x86 +000b98 03b303de DCB 0x03,0xb3,0x03,0xde +000b9c 390013b7 DCB 0x39,0x00,0x13,0xb7 +000ba0 0437048a DCB 0x04,0x37,0x04,0x8a +000ba4 04cf0512 DCB 0x04,0xcf,0x05,0x12 +000ba8 054a05b8 DCB 0x05,0x4a,0x05,0xb8 +000bac 061a066b DCB 0x06,0x1a,0x06,0x6b +000bb0 06b93900 DCB 0x06,0xb9,0x39,0x00 +000bb4 0fb8073f DCB 0x0f,0xb8,0x07,0x3f +000bb8 07b60823 DCB 0x07,0xb6,0x08,0x23 +000bbc 0856086e DCB 0x08,0x56,0x08,0x6e +000bc0 08860886 DCB 0x08,0x86,0x08,0x86 +000bc4 390002bf DCB 0x39,0x00,0x02,0xbf +000bc8 01390013 DCB 0x01,0x39,0x00,0x13 +000bcc b0000003 DCB 0xb0,0x00,0x00,0x03 +000bd0 6f037a03 DCB 0x6f,0x03,0x7a,0x03 +000bd4 85039003 DCB 0x85,0x03,0x90,0x03 +000bd8 a703be03 DCB 0xa7,0x03,0xbe,0x03 +000bdc d503ee39 DCB 0xd5,0x03,0xee,0x39 +000be0 0013b104 DCB 0x00,0x13,0xb1,0x04 +000be4 1e044f04 DCB 0x1e,0x04,0x4f,0x04 +000be8 7e04ad04 DCB 0x7e,0x04,0xad,0x04 +000bec d8052a05 DCB 0xd8,0x05,0x2a,0x05 +000bf0 7105b705 DCB 0x71,0x05,0xb7,0x05 +000bf4 fa39000f DCB 0xfa,0x39,0x00,0x0f +000bf8 b2067006 DCB 0xb2,0x06,0x70,0x06 +000bfc db073807 DCB 0xdb,0x07,0x38,0x07 +000c00 65077b07 DCB 0x65,0x07,0x7b,0x07 +000c04 8f078f39 DCB 0x8f,0x07,0x8f,0x39 +000c08 0013b300 DCB 0x00,0x13,0xb3,0x00 +000c0c 00032003 DCB 0x00,0x03,0x20,0x03 +000c10 2d033a03 DCB 0x2d,0x03,0x3a,0x03 +000c14 47036203 DCB 0x47,0x03,0x62,0x03 +000c18 7d038e03 DCB 0x7d,0x03,0x8e,0x03 +000c1c a2390013 DCB 0xa2,0x39,0x00,0x13 +000c20 b403c703 DCB 0xb4,0x03,0xc7,0x03 +000c24 ee041704 DCB 0xee,0x04,0x17,0x04 +000c28 3e046404 DCB 0x3e,0x04,0x64,0x04 +000c2c ac04e905 DCB 0xac,0x04,0xe9,0x05 +000c30 24055b39 DCB 0x24,0x05,0x5b,0x39 +000c34 000fb505 DCB 0x00,0x0f,0xb5,0x05 +000c38 bd061706 DCB 0xbd,0x06,0x17,0x06 +000c3c 66068c06 DCB 0x66,0x06,0x8c,0x06 +000c40 9f06b106 DCB 0x9f,0x06,0xb1,0x06 +000c44 b1390013 DCB 0xb1,0x39,0x00,0x13 +000c48 b6000003 DCB 0xb6,0x00,0x00,0x03 +000c4c 2e034003 DCB 0x2e,0x03,0x40,0x03 +000c50 52036403 DCB 0x52,0x03,0x64,0x03 +000c54 8803ac03 DCB 0x88,0x03,0xac,0x03 +000c58 ca03ed39 DCB 0xca,0x03,0xed,0x39 +000c5c 0013b704 DCB 0x00,0x13,0xb7,0x04 +000c60 2f046d04 DCB 0x2f,0x04,0x6d,0x04 +000c64 ad04e805 DCB 0xad,0x04,0xe8,0x05 +000c68 1d058305 DCB 0x1d,0x05,0x83,0x05 +000c6c d5062506 DCB 0xd5,0x06,0x25,0x06 +000c70 6f39000f DCB 0x6f,0x39,0x00,0x0f +000c74 b806f007 DCB 0xb8,0x06,0xf0,0x07 +000c78 6307c507 DCB 0x63,0x07,0xc5,0x07 +000c7c f5080d08 DCB 0xf5,0x08,0x0d,0x08 +000c80 23082339 DCB 0x23,0x08,0x23,0x39 +000c84 0002bf00 DCB 0x00,0x02,0xbf,0x00 +000c88 390013b0 DCB 0x39,0x00,0x13,0xb0 +000c8c 000003be DCB 0x00,0x00,0x03,0xbe +000c90 03c403ca DCB 0x03,0xc4,0x03,0xca +000c94 03d003dd DCB 0x03,0xd0,0x03,0xdd +000c98 03ea03f7 DCB 0x03,0xea,0x03,0xf7 +000c9c 04043900 DCB 0x04,0x04,0x39,0x00 +000ca0 13b1041f DCB 0x13,0xb1,0x04,0x1f +000ca4 043c0458 DCB 0x04,0x3c,0x04,0x58 +000ca8 04770494 DCB 0x04,0x77,0x04,0x94 +000cac 04cd0503 DCB 0x04,0xcd,0x05,0x03 +000cb0 05370569 DCB 0x05,0x37,0x05,0x69 +000cb4 39000fb2 DCB 0x39,0x00,0x0f,0xb2 +000cb8 05c60618 DCB 0x05,0xc6,0x06,0x18 +000cbc 0669068f DCB 0x06,0x69,0x06,0x8f +000cc0 06a106b5 DCB 0x06,0xa1,0x06,0xb5 +000cc4 06b53900 DCB 0x06,0xb5,0x39,0x00 +000cc8 13b30000 DCB 0x13,0xb3,0x00,0x00 +000ccc 0383038a DCB 0x03,0x83,0x03,0x8a +000cd0 03910398 DCB 0x03,0x91,0x03,0x98 +000cd4 03a603b4 DCB 0x03,0xa6,0x03,0xb4 +000cd8 03c203d0 DCB 0x03,0xc2,0x03,0xd0 +000cdc 390013b4 DCB 0x39,0x00,0x13,0xb4 +000ce0 03e203f8 DCB 0x03,0xe2,0x03,0xf8 +000ce4 040d0426 DCB 0x04,0x0d,0x04,0x26 +000ce8 043c046a DCB 0x04,0x3c,0x04,0x6a +000cec 049604c1 DCB 0x04,0x96,0x04,0xc1 +000cf0 04eb3900 DCB 0x04,0xeb,0x39,0x00 +000cf4 0fb50539 DCB 0x0f,0xb5,0x05,0x39 +000cf8 057d05bf DCB 0x05,0x7d,0x05,0xbf +000cfc 05df05ed DCB 0x05,0xdf,0x05,0xed +000d00 05fd05fd DCB 0x05,0xfd,0x05,0xfd +000d04 390013b6 DCB 0x39,0x00,0x13,0xb6 +000d08 00000381 DCB 0x00,0x00,0x03,0x81 +000d0c 038b0395 DCB 0x03,0x8b,0x03,0x95 +000d10 039f03b4 DCB 0x03,0x9f,0x03,0xb4 +000d14 03c903de DCB 0x03,0xc9,0x03,0xde +000d18 03f33900 DCB 0x03,0xf3,0x39,0x00 +000d1c 13b70416 DCB 0x13,0xb7,0x04,0x16 +000d20 043e0467 DCB 0x04,0x3e,0x04,0x67 +000d24 048f04b3 DCB 0x04,0x8f,0x04,0xb3 +000d28 04fe0543 DCB 0x04,0xfe,0x05,0x43 +000d2c 058305c1 DCB 0x05,0x83,0x05,0xc1 +000d30 39000fb8 DCB 0x39,0x00,0x0f,0xb8 +000d34 062f068b DCB 0x06,0x2f,0x06,0x8b +000d38 06e5070f DCB 0x06,0xe5,0x07,0x0f +000d3c 07220735 DCB 0x07,0x22,0x07,0x35 +000d40 07353900 DCB 0x07,0x35,0x39,0x00 +000d44 06f055aa DCB 0x06,0xf0,0x55,0xaa +000d48 52080239 DCB 0x52,0x08,0x02,0x39 +000d4c 0002bf19 DCB 0x00,0x02,0xbf,0x19 +000d50 390013b0 DCB 0x39,0x00,0x13,0xb0 +000d54 00000226 DCB 0x00,0x00,0x02,0x26 +000d58 026402a2 DCB 0x02,0x64,0x02,0xa2 +000d5c 02db034a DCB 0x02,0xdb,0x03,0x4a +000d60 03b10404 DCB 0x03,0xb1,0x04,0x04 +000d64 04553900 DCB 0x04,0x55,0x39,0x00 +000d68 13b104d8 DCB 0x13,0xb1,0x04,0xd8 +000d6c 054605b3 DCB 0x05,0x46,0x05,0xb3 +000d70 060b0661 DCB 0x06,0x0b,0x06,0x61 +000d74 06fc077f DCB 0x06,0xfc,0x07,0x7f +000d78 07fb086f DCB 0x07,0xfb,0x08,0x6f +000d7c 39000fb2 DCB 0x39,0x00,0x0f,0xb2 +000d80 09550a31 DCB 0x09,0x55,0x0a,0x31 +000d84 0b0b0b7e DCB 0x0b,0x0b,0x0b,0x7e +000d88 0bba0bf3 DCB 0x0b,0xba,0x0b,0xf3 +000d8c 0bf33900 DCB 0x0b,0xf3,0x39,0x00 +000d90 13b30000 DCB 0x13,0xb3,0x00,0x00 +000d94 01c0021b DCB 0x01,0xc0,0x02,0x1b +000d98 02540289 DCB 0x02,0x54,0x02,0x89 +000d9c 02f1034d DCB 0x02,0xf1,0x03,0x4d +000da0 039403da DCB 0x03,0x94,0x03,0xda +000da4 390013b4 DCB 0x39,0x00,0x13,0xb4 +000da8 044f04ad DCB 0x04,0x4f,0x04,0xad +000dac 050a0556 DCB 0x05,0x0a,0x05,0x56 +000db0 05a10628 DCB 0x05,0xa1,0x06,0x28 +000db4 06980703 DCB 0x06,0x98,0x07,0x03 +000db8 07643900 DCB 0x07,0x64,0x39,0x00 +000dbc 0fb50824 DCB 0x0f,0xb5,0x08,0x24 +000dc0 08d70988 DCB 0x08,0xd7,0x09,0x88 +000dc4 09e10a0b DCB 0x09,0xe1,0x0a,0x0b +000dc8 0a350a35 DCB 0x0a,0x35,0x0a,0x35 +000dcc 390013b6 DCB 0x39,0x00,0x13,0xb6 +000dd0 000001f3 DCB 0x00,0x00,0x01,0xf3 +000dd4 025702ab DCB 0x02,0x57,0x02,0xab +000dd8 02f50386 DCB 0x02,0xf5,0x03,0x86 +000ddc 0400045d DCB 0x04,0x00,0x04,0x5d +000de0 04b83900 DCB 0x04,0xb8,0x39,0x00 +000de4 13b7054a DCB 0x13,0xb7,0x05,0x4a +000de8 05bd062f DCB 0x05,0xbd,0x06,0x2f +000dec 068d06e9 DCB 0x06,0x8d,0x06,0xe9 +000df0 0792081b DCB 0x07,0x92,0x08,0x1b +000df4 08a10920 DCB 0x08,0xa1,0x09,0x20 +000df8 39000fb8 DCB 0x39,0x00,0x0f,0xb8 +000dfc 0a1b0b1b DCB 0x0a,0x1b,0x0b,0x1b +000e00 0c1a0ca6 DCB 0x0c,0x1a,0x0c,0xa6 +000e04 0cf30d44 DCB 0x0c,0xf3,0x0d,0x44 +000e08 0d443900 DCB 0x0d,0x44,0x39,0x00 +000e0c 02bf1839 DCB 0x02,0xbf,0x18,0x39 +000e10 0013b000 DCB 0x00,0x13,0xb0,0x00 +000e14 00029702 DCB 0x00,0x02,0x97,0x02 +000e18 c202ed03 DCB 0xc2,0x02,0xed,0x03 +000e1c 18036c03 DCB 0x18,0x03,0x6c,0x03 +000e20 ba040704 DCB 0xba,0x04,0x07,0x04 +000e24 48390013 DCB 0x48,0x39,0x00,0x13 +000e28 b104c705 DCB 0xb1,0x04,0xc7,0x05 +000e2c 31058e05 DCB 0x31,0x05,0x8e,0x05 +000e30 e9063706 DCB 0xe9,0x06,0x37,0x06 +000e34 ba073b07 DCB 0xba,0x07,0x3b,0x07 +000e38 ab081a39 DCB 0xab,0x08,0x1a,0x39 +000e3c 000fb208 DCB 0x00,0x0f,0xb2,0x08 +000e40 e109a60a DCB 0xe1,0x09,0xa6,0x0a +000e44 620abe0a DCB 0x62,0x0a,0xbe,0x0a +000e48 ed0b200b DCB 0xed,0x0b,0x20,0x0b +000e4c 20390013 DCB 0x20,0x39,0x00,0x13 +000e50 b3000002 DCB 0xb3,0x00,0x00,0x02 +000e54 47027702 DCB 0x47,0x02,0x77,0x02 +000e58 9502ba03 DCB 0x95,0x02,0xba,0x03 +000e5c 00034303 DCB 0x00,0x03,0x43,0x03 +000e60 8403bd39 DCB 0x84,0x03,0xbd,0x39 +000e64 0013b404 DCB 0x00,0x13,0xb4,0x04 +000e68 2b048704 DCB 0x2b,0x04,0x87,0x04 +000e6c d7052605 DCB 0xd7,0x05,0x26,0x05 +000e70 6805da06 DCB 0x68,0x05,0xda,0x06 +000e74 4a06ab07 DCB 0x4a,0x06,0xab,0x07 +000e78 0b39000f DCB 0x0b,0x39,0x00,0x0f +000e7c b507af08 DCB 0xb5,0x07,0xaf,0x08 +000e80 5208ec09 DCB 0x52,0x08,0xec,0x09 +000e84 38096009 DCB 0x38,0x09,0x60,0x09 +000e88 88098839 DCB 0x88,0x09,0x88,0x39 +000e8c 0013b600 DCB 0x00,0x13,0xb6,0x00 +000e90 00026002 DCB 0x00,0x02,0x60,0x02 +000e94 a502df03 DCB 0xa5,0x02,0xdf,0x03 +000e98 1c039203 DCB 0x1c,0x03,0x92,0x03 +000e9c f2045104 DCB 0xf2,0x04,0x51,0x04 +000ea0 9b390013 DCB 0x9b,0x39,0x00,0x13 +000ea4 b7052c05 DCB 0xb7,0x05,0x2c,0x05 +000ea8 9f060206 DCB 0x9f,0x06,0x02,0x06 +000eac 6406b707 DCB 0x64,0x06,0xb7,0x07 +000eb0 4407cf08 DCB 0x44,0x07,0xcf,0x08 +000eb4 4808bf39 DCB 0x48,0x08,0xbf,0x39 +000eb8 000fb809 DCB 0x00,0x0f,0xb8,0x09 +000ebc 9a0a740b DCB 0x9a,0x0a,0x74,0x0b +000ec0 510bbe0b DCB 0x51,0x0b,0xbe,0x0b +000ec4 f50c300c DCB 0xf5,0x0c,0x30,0x0c +000ec8 30390002 DCB 0x30,0x39,0x00,0x02 +000ecc bf173900 DCB 0xbf,0x17,0x39,0x00 +000ed0 13b00000 DCB 0x13,0xb0,0x00,0x00 +000ed4 028b029b DCB 0x02,0x8b,0x02,0x9b +000ed8 02ab02bb DCB 0x02,0xab,0x02,0xbb +000edc 02e60316 DCB 0x02,0xe6,0x03,0x16 +000ee0 03440372 DCB 0x03,0x44,0x03,0x72 +000ee4 390013b1 DCB 0x39,0x00,0x13,0xb1 +000ee8 03c0040c DCB 0x03,0xc0,0x04,0x0c +000eec 04530493 DCB 0x04,0x53,0x04,0x93 +000ef0 04cc0536 DCB 0x04,0xcc,0x05,0x36 +000ef4 059705ea DCB 0x05,0x97,0x05,0xea +000ef8 063a3900 DCB 0x06,0x3a,0x39,0x00 +000efc 0fb206c6 DCB 0x0f,0xb2,0x06,0xc6 +000f00 074407b6 DCB 0x07,0x44,0x07,0xb6 +000f04 07e90804 DCB 0x07,0xe9,0x08,0x04 +000f08 081e081e DCB 0x08,0x1e,0x08,0x1e +000f0c 390013b3 DCB 0x39,0x00,0x13,0xb3 +000f10 0000023b DCB 0x00,0x00,0x02,0x3b +000f14 02510267 DCB 0x02,0x51,0x02,0x67 +000f18 02750292 DCB 0x02,0x75,0x02,0x92 +000f1c 02b802dd DCB 0x02,0xb8,0x02,0xdd +000f20 03033900 DCB 0x03,0x03,0x39,0x00 +000f24 13b40347 DCB 0x13,0xb4,0x03,0x47 +000f28 038803c4 DCB 0x03,0x88,0x03,0xc4 +000f2c 03fe042e DCB 0x03,0xfe,0x04,0x2e +000f30 048b04e0 DCB 0x04,0x8b,0x04,0xe0 +000f34 052a056c DCB 0x05,0x2a,0x05,0x6c +000f38 39000fb5 DCB 0x39,0x00,0x0f,0xb5 +000f3c 05e5064c DCB 0x05,0xe5,0x06,0x4c +000f40 06b006df DCB 0x06,0xb0,0x06,0xdf +000f44 06f6070c DCB 0x06,0xf6,0x07,0x0c +000f48 070c3900 DCB 0x07,0x0c,0x39,0x00 +000f4c 13b60000 DCB 0x13,0xb6,0x00,0x00 +000f50 02550273 DCB 0x02,0x55,0x02,0x73 +000f54 029102aa DCB 0x02,0x91,0x02,0xaa +000f58 02e30327 DCB 0x02,0xe3,0x03,0x27 +000f5c 036503a0 DCB 0x03,0x65,0x03,0xa0 +000f60 390013b7 DCB 0x39,0x00,0x13,0xb7 +000f64 0402045c DCB 0x04,0x02,0x04,0x5c +000f68 04ac04f5 DCB 0x04,0xac,0x04,0xf5 +000f6c 053405a6 DCB 0x05,0x34,0x05,0xa6 +000f70 060f0669 DCB 0x06,0x0f,0x06,0x69 +000f74 06bc3900 DCB 0x06,0xbc,0x39,0x00 +000f78 0fb80751 DCB 0x0f,0xb8,0x07,0x51 +000f7c 07d4084f DCB 0x07,0xd4,0x08,0x4f +000f80 088808a6 DCB 0x08,0x88,0x08,0xa6 +000f84 08c208c2 DCB 0x08,0xc2,0x08,0xc2 +000f88 390002bf DCB 0x39,0x00,0x02,0xbf +000f8c 16390013 DCB 0x16,0x39,0x00,0x13 +000f90 b0000002 DCB 0xb0,0x00,0x00,0x02 +000f94 8e029d02 DCB 0x8e,0x02,0x9d,0x02 +000f98 ac02bb02 DCB 0xac,0x02,0xbb,0x02 +000f9c e4031103 DCB 0xe4,0x03,0x11,0x03 +000fa0 3d036839 DCB 0x3d,0x03,0x68,0x39 +000fa4 0013b103 DCB 0x00,0x13,0xb1,0x03 +000fa8 c1040804 DCB 0xc1,0x04,0x08,0x04 +000fac 4e048d04 DCB 0x4e,0x04,0x8d,0x04 +000fb0 c3052d05 DCB 0xc3,0x05,0x2d,0x05 +000fb4 8b05dc06 DCB 0x8b,0x05,0xdc,0x06 +000fb8 2b39000f DCB 0x2b,0x39,0x00,0x0f +000fbc b206b507 DCB 0xb2,0x06,0xb5,0x07 +000fc0 3107a307 DCB 0x31,0x07,0xa3,0x07 +000fc4 d807f108 DCB 0xd8,0x07,0xf1,0x08 +000fc8 0c080c39 DCB 0x0c,0x08,0x0c,0x39 +000fcc 0013b300 DCB 0x00,0x13,0xb3,0x00 +000fd0 00023f02 DCB 0x00,0x02,0x3f,0x02 +000fd4 53026702 DCB 0x53,0x02,0x67,0x02 +000fd8 74029102 DCB 0x74,0x02,0x91,0x02 +000fdc b502d702 DCB 0xb5,0x02,0xd7,0x02 +000fe0 fb390013 DCB 0xfb,0x39,0x00,0x13 +000fe4 b4034603 DCB 0xb4,0x03,0x46,0x03 +000fe8 8403c103 DCB 0x84,0x03,0xc1,0x03 +000fec f8042704 DCB 0xf8,0x04,0x27,0x04 +000ff0 8104d205 DCB 0x81,0x04,0xd2,0x05 +000ff4 18055d39 DCB 0x18,0x05,0x5d,0x39 +000ff8 000fb505 DCB 0x00,0x0f,0xb5,0x05 +000ffc d6064006 DCB 0xd6,0x06,0x40,0x06 +001000 a306d106 DCB 0xa3,0x06,0xd1,0x06 +001004 e606fd06 DCB 0xe6,0x06,0xfd,0x06 +001008 fd390013 DCB 0xfd,0x39,0x00,0x13 +00100c b6000002 DCB 0xb6,0x00,0x00,0x02 +001010 58027402 DCB 0x58,0x02,0x74,0x02 +001014 9002a802 DCB 0x90,0x02,0xa8,0x02 +001018 e1031f03 DCB 0xe1,0x03,0x1f,0x03 +00101c 5b039339 DCB 0x5b,0x03,0x93,0x39 +001020 0013b704 DCB 0x00,0x13,0xb7,0x04 +001024 01045504 DCB 0x01,0x04,0x55,0x04 +001028 a704ee05 DCB 0xa7,0x04,0xee,0x05 +00102c 28059a05 DCB 0x28,0x05,0x9a,0x05 +001030 ff065506 DCB 0xff,0x06,0x55,0x06 +001034 a939000f DCB 0xa9,0x39,0x00,0x0f +001038 b8073f07 DCB 0xb8,0x07,0x3f,0x07 +00103c c2083e08 DCB 0xc2,0x08,0x3e,0x08 +001040 77089208 DCB 0x77,0x08,0x92,0x08 +001044 af08af39 DCB 0xaf,0x08,0xaf,0x39 +001048 0002bf15 DCB 0x00,0x02,0xbf,0x15 +00104c 390013b0 DCB 0x39,0x00,0x13,0xb0 +001050 000002a9 DCB 0x00,0x00,0x02,0xa9 +001054 02b802c7 DCB 0x02,0xb8,0x02,0xc7 +001058 02d602f7 DCB 0x02,0xd6,0x02,0xf7 +00105c 0322034c DCB 0x03,0x22,0x03,0x4c +001060 03733900 DCB 0x03,0x73,0x39,0x00 +001064 13b103bf DCB 0x13,0xb1,0x03,0xbf +001068 04040449 DCB 0x04,0x04,0x04,0x49 +00106c 048804bf DCB 0x04,0x88,0x04,0xbf +001070 05220583 DCB 0x05,0x22,0x05,0x83 +001074 05d40623 DCB 0x05,0xd4,0x06,0x23 +001078 39000fb2 DCB 0x39,0x00,0x0f,0xb2 +00107c 06ae0728 DCB 0x06,0xae,0x07,0x28 +001080 079407c8 DCB 0x07,0x94,0x07,0xc8 +001084 07e407fd DCB 0x07,0xe4,0x07,0xfd +001088 07fd3900 DCB 0x07,0xfd,0x39,0x00 +00108c 13b30000 DCB 0x13,0xb3,0x00,0x00 +001090 02520266 DCB 0x02,0x52,0x02,0x66 +001094 027a0287 DCB 0x02,0x7a,0x02,0x87 +001098 029f02bf DCB 0x02,0x9f,0x02,0xbf +00109c 02dd0301 DCB 0x02,0xdd,0x03,0x01 +0010a0 390013b4 DCB 0x39,0x00,0x13,0xb4 +0010a4 03450386 DCB 0x03,0x45,0x03,0x86 +0010a8 03bf03f4 DCB 0x03,0xbf,0x03,0xf4 +0010ac 0427047c DCB 0x04,0x27,0x04,0x7c +0010b0 04d00515 DCB 0x04,0xd0,0x05,0x15 +0010b4 05583900 DCB 0x05,0x58,0x39,0x00 +0010b8 0fb505d1 DCB 0x0f,0xb5,0x05,0xd1 +0010bc 06380697 DCB 0x06,0x38,0x06,0x97 +0010c0 06c506db DCB 0x06,0xc5,0x06,0xdb +0010c4 06f106f1 DCB 0x06,0xf1,0x06,0xf1 +0010c8 390013b6 DCB 0x39,0x00,0x13,0xb6 +0010cc 00000275 DCB 0x00,0x00,0x02,0x75 +0010d0 028f02a9 DCB 0x02,0x8f,0x02,0xa9 +0010d4 02bf02ee DCB 0x02,0xbf,0x02,0xee +0010d8 03290362 DCB 0x03,0x29,0x03,0x62 +0010dc 03963900 DCB 0x03,0x96,0x39,0x00 +0010e0 13b703fc DCB 0x13,0xb7,0x03,0xfc +0010e4 045404a2 DCB 0x04,0x54,0x04,0xa2 +0010e8 04e60526 DCB 0x04,0xe6,0x05,0x26 +0010ec 059005f9 DCB 0x05,0x90,0x05,0xf9 +0010f0 064f06a3 DCB 0x06,0x4f,0x06,0xa3 +0010f4 39000fb8 DCB 0x39,0x00,0x0f,0xb8 +0010f8 073707b9 DCB 0x07,0x37,0x07,0xb9 +0010fc 082f0869 DCB 0x08,0x2f,0x08,0x69 +001100 0884089f DCB 0x08,0x84,0x08,0x9f +001104 089f3900 DCB 0x08,0x9f,0x39,0x00 +001108 02bf1439 DCB 0x02,0xbf,0x14,0x39 +00110c 0013b000 DCB 0x00,0x13,0xb0,0x00 +001110 0002be02 DCB 0x00,0x02,0xbe,0x02 +001114 c902d402 DCB 0xc9,0x02,0xd4,0x02 +001118 df030003 DCB 0xdf,0x03,0x00,0x03 +00111c 25034903 DCB 0x25,0x03,0x49,0x03 +001120 6f390013 DCB 0x6f,0x39,0x00,0x13 +001124 b103ba04 DCB 0xb1,0x03,0xba,0x04 +001128 04044404 DCB 0x04,0x04,0x44,0x04 +00112c 8204ba05 DCB 0x82,0x04,0xba,0x05 +001130 20057905 DCB 0x20,0x05,0x79,0x05 +001134 c9061839 DCB 0xc9,0x06,0x18,0x39 +001138 000fb206 DCB 0x00,0x0f,0xb2,0x06 +00113c 9e071507 DCB 0x9e,0x07,0x15,0x07 +001140 8207b607 DCB 0x82,0x07,0xb6,0x07 +001144 ce07e507 DCB 0xce,0x07,0xe5,0x07 +001148 e5390013 DCB 0xe5,0x39,0x00,0x13 +00114c b3000002 DCB 0xb3,0x00,0x00,0x02 +001150 6b027e02 DCB 0x6b,0x02,0x7e,0x02 +001154 91029d02 DCB 0x91,0x02,0x9d,0x02 +001158 b502d502 DCB 0xb5,0x02,0xd5,0x02 +00115c f3031039 DCB 0xf3,0x03,0x10,0x39 +001160 0013b403 DCB 0x00,0x13,0xb4,0x03 +001164 52039303 DCB 0x52,0x03,0x93,0x03 +001168 cb040104 DCB 0xcb,0x04,0x01,0x04 +00116c 33048a04 DCB 0x33,0x04,0x8a,0x04 +001170 d3051805 DCB 0xd3,0x05,0x18,0x05 +001174 5b39000f DCB 0x5b,0x39,0x00,0x0f +001178 b505cf06 DCB 0xb5,0x05,0xcf,0x06 +00117c 36069506 DCB 0x36,0x06,0x95,0x06 +001180 c106d606 DCB 0xc1,0x06,0xd6,0x06 +001184 ea06ea39 DCB 0xea,0x06,0xea,0x39 +001188 0013b600 DCB 0x00,0x13,0xb6,0x00 +00118c 00028b02 DCB 0x00,0x02,0x8b,0x02 +001190 a302bb02 DCB 0xa3,0x02,0xbb,0x02 +001194 cf02fa03 DCB 0xcf,0x02,0xfa,0x03 +001198 30036403 DCB 0x30,0x03,0x64,0x03 +00119c 95390013 DCB 0x95,0x39,0x00,0x13 +0011a0 b703f304 DCB 0xb7,0x03,0xf3,0x04 +0011a4 50049904 DCB 0x50,0x04,0x99,0x04 +0011a8 e1052205 DCB 0xe1,0x05,0x22,0x05 +0011ac 9205ef06 DCB 0x92,0x05,0xef,0x06 +0011b0 43069539 DCB 0x43,0x06,0x95,0x39 +0011b4 000fb807 DCB 0x00,0x0f,0xb8,0x07 +0011b8 2507a708 DCB 0x25,0x07,0xa7,0x08 +0011bc 1e085608 DCB 0x1e,0x08,0x56,0x08 +0011c0 70088908 DCB 0x70,0x08,0x89,0x08 +0011c4 89390002 DCB 0x89,0x39,0x00,0x02 +0011c8 bf133900 DCB 0xbf,0x13,0x39,0x00 +0011cc 13b00000 DCB 0x13,0xb0,0x00,0x00 +0011d0 02f50301 DCB 0x02,0xf5,0x03,0x01 +0011d4 030d0319 DCB 0x03,0x0d,0x03,0x19 +0011d8 03320350 DCB 0x03,0x32,0x03,0x50 +0011dc 036f038d DCB 0x03,0x6f,0x03,0x8d +0011e0 390013b1 DCB 0x39,0x00,0x13,0xb1 +0011e4 03cc040b DCB 0x03,0xcc,0x04,0x0b +0011e8 0445047d DCB 0x04,0x45,0x04,0x7d +0011ec 04b10515 DCB 0x04,0xb1,0x05,0x15 +0011f0 056a05b4 DCB 0x05,0x6a,0x05,0xb4 +0011f4 05fd3900 DCB 0x05,0xfd,0x39,0x00 +0011f8 0fb20682 DCB 0x0f,0xb2,0x06,0x82 +0011fc 06f8075f DCB 0x06,0xf8,0x07,0x5f +001200 079107a9 DCB 0x07,0x91,0x07,0xa9 +001204 07bf07bf DCB 0x07,0xbf,0x07,0xbf +001208 390013b3 DCB 0x39,0x00,0x13,0xb3 +00120c 000002a6 DCB 0x00,0x00,0x02,0xa6 +001210 02b702c8 DCB 0x02,0xb7,0x02,0xc8 +001214 02d902ef DCB 0x02,0xd9,0x02,0xef +001218 0305031f DCB 0x03,0x05,0x03,0x1f +00121c 03383900 DCB 0x03,0x38,0x39,0x00 +001220 13b4036c DCB 0x13,0xb4,0x03,0x6c +001224 03a103d4 DCB 0x03,0xa1,0x03,0xd4 +001228 04050430 DCB 0x04,0x05,0x04,0x30 +00122c 048604cf DCB 0x04,0x86,0x04,0xcf +001230 0510054f DCB 0x05,0x10,0x05,0x4f +001234 39000fb5 DCB 0x39,0x00,0x0f,0xb5 +001238 05bf0620 DCB 0x05,0xbf,0x06,0x20 +00123c 067a06a5 DCB 0x06,0x7a,0x06,0xa5 +001240 06b906cc DCB 0x06,0xb9,0x06,0xcc +001244 06cc3900 DCB 0x06,0xcc,0x39,0x00 +001248 13b60000 DCB 0x13,0xb6,0x00,0x00 +00124c 02c902de DCB 0x02,0xc9,0x02,0xde +001250 02f30308 DCB 0x02,0xf3,0x03,0x08 +001254 032c0355 DCB 0x03,0x2c,0x03,0x55 +001258 038103ac DCB 0x03,0x81,0x03,0xac +00125c 390013b7 DCB 0x39,0x00,0x13,0xb7 +001260 03fd044c DCB 0x03,0xfd,0x04,0x4c +001264 049104d5 DCB 0x04,0x91,0x04,0xd5 +001268 05100580 DCB 0x05,0x10,0x05,0x80 +00126c 05df062f DCB 0x05,0xdf,0x06,0x2f +001270 067d3900 DCB 0x06,0x7d,0x39,0x00 +001274 0fb8070c DCB 0x0f,0xb8,0x07,0x0c +001278 078a07f9 DCB 0x07,0x8a,0x07,0xf9 +00127c 082f0848 DCB 0x08,0x2f,0x08,0x48 +001280 08610861 DCB 0x08,0x61,0x08,0x61 +001284 390002bf DCB 0x39,0x00,0x02,0xbf +001288 12390013 DCB 0x12,0x39,0x00,0x13 +00128c b0000003 DCB 0xb0,0x00,0x00,0x03 +001290 33033e03 DCB 0x33,0x03,0x3e,0x03 +001294 49035403 DCB 0x49,0x03,0x54,0x03 +001298 6a038003 DCB 0x6a,0x03,0x80,0x03 +00129c 9703ad39 DCB 0x97,0x03,0xad,0x39 +0012a0 0013b103 DCB 0x00,0x13,0xb1,0x03 +0012a4 e1041304 DCB 0xe1,0x04,0x13,0x04 +0012a8 47047904 DCB 0x47,0x04,0x79,0x04 +0012ac a604fe05 DCB 0xa6,0x04,0xfe,0x05 +0012b0 4e059905 DCB 0x4e,0x05,0x99,0x05 +0012b4 de39000f DCB 0xde,0x39,0x00,0x0f +0012b8 b2065806 DCB 0xb2,0x06,0x58,0x06 +0012bc c7072b07 DCB 0xc7,0x07,0x2b,0x07 +0012c0 5b077107 DCB 0x5b,0x07,0x71,0x07 +0012c4 88078839 DCB 0x88,0x07,0x88,0x39 +0012c8 0013b300 DCB 0x00,0x13,0xb3,0x00 +0012cc 0002e602 DCB 0x00,0x02,0xe6,0x02 +0012d0 f4030203 DCB 0xf4,0x03,0x02,0x03 +0012d4 10032c03 DCB 0x10,0x03,0x2c,0x03 +0012d8 3e035103 DCB 0x3e,0x03,0x51,0x03 +0012dc 62390013 DCB 0x62,0x39,0x00,0x13 +0012e0 b4038d03 DCB 0xb4,0x03,0x8d,0x03 +0012e4 b503e104 DCB 0xb5,0x03,0xe1,0x04 +0012e8 0c043304 DCB 0x0c,0x04,0x33,0x04 +0012ec 7d04bf04 DCB 0x7d,0x04,0xbf,0x04 +0012f0 fd053739 DCB 0xfd,0x05,0x37,0x39 +0012f4 000fb505 DCB 0x00,0x0f,0xb5,0x05 +0012f8 9e05fb06 DCB 0x9e,0x05,0xfb,0x06 +0012fc 50067906 DCB 0x50,0x06,0x79,0x06 +001300 8c06a006 DCB 0x8c,0x06,0xa0,0x06 +001304 a0390013 DCB 0xa0,0x39,0x00,0x13 +001308 b6000003 DCB 0xb6,0x00,0x00,0x03 +00130c 0c031d03 DCB 0x0c,0x03,0x1d,0x03 +001310 2e033f03 DCB 0x2e,0x03,0x3f,0x03 +001314 61037e03 DCB 0x61,0x03,0x7e,0x03 +001318 9f03be39 DCB 0x9f,0x03,0xbe,0x39 +00131c 0013b704 DCB 0x00,0x13,0xb7,0x04 +001320 05044404 DCB 0x05,0x04,0x44,0x04 +001324 8504c504 DCB 0x85,0x04,0xc5,0x04 +001328 fa056205 DCB 0xfa,0x05,0x62,0x05 +00132c bc060f06 DCB 0xbc,0x06,0x0f,0x06 +001330 5c39000f DCB 0x5c,0x39,0x00,0x0f +001334 b806e007 DCB 0xb8,0x06,0xe0,0x07 +001338 5707c107 DCB 0x57,0x07,0xc1,0x07 +00133c f4080c08 DCB 0xf4,0x08,0x0c,0x08 +001340 26082639 DCB 0x26,0x08,0x26,0x39 +001344 0002bf11 DCB 0x00,0x02,0xbf,0x11 +001348 390013b0 DCB 0x39,0x00,0x13,0xb0 +00134c 0000037e DCB 0x00,0x00,0x03,0x7e +001350 0386038e DCB 0x03,0x86,0x03,0x8e +001354 039603a7 DCB 0x03,0x96,0x03,0xa7 +001358 03b803c9 DCB 0x03,0xb8,0x03,0xc9 +00135c 03dc3900 DCB 0x03,0xdc,0x39,0x00 +001360 13b103fe DCB 0x13,0xb1,0x03,0xfe +001364 0424044a DCB 0x04,0x24,0x04,0x4a +001368 046f0496 DCB 0x04,0x6f,0x04,0x96 +00136c 04e20524 DCB 0x04,0xe2,0x05,0x24 +001370 056405a2 DCB 0x05,0x64,0x05,0xa2 +001374 39000fb2 DCB 0x39,0x00,0x0f,0xb2 +001378 06120678 DCB 0x06,0x12,0x06,0x78 +00137c 06d40701 DCB 0x06,0xd4,0x07,0x01 +001380 0717072b DCB 0x07,0x17,0x07,0x2b +001384 072b3900 DCB 0x07,0x2b,0x39,0x00 +001388 13b30000 DCB 0x13,0xb3,0x00,0x00 +00138c 03290335 DCB 0x03,0x29,0x03,0x35 +001390 0341034d DCB 0x03,0x41,0x03,0x4d +001394 0365037d DCB 0x03,0x65,0x03,0x7d +001398 038c039b DCB 0x03,0x8c,0x03,0x9b +00139c 390013b4 DCB 0x39,0x00,0x13,0xb4 +0013a0 03b703d3 DCB 0x03,0xb7,0x03,0xd3 +0013a4 03f20414 DCB 0x03,0xf2,0x04,0x14 +0013a8 04340472 DCB 0x04,0x34,0x04,0x72 +0013ac 04a804dd DCB 0x04,0xa8,0x04,0xdd +0013b0 05103900 DCB 0x05,0x10,0x39,0x00 +0013b4 0fb5056d DCB 0x0f,0xb5,0x05,0x6d +0013b8 05c0060d DCB 0x05,0xc0,0x06,0x0d +0013bc 06320644 DCB 0x06,0x32,0x06,0x44 +0013c0 06550655 DCB 0x06,0x55,0x06,0x55 +0013c4 390013b6 DCB 0x39,0x00,0x13,0xb6 +0013c8 00000345 DCB 0x00,0x00,0x03,0x45 +0013cc 03540363 DCB 0x03,0x54,0x03,0x63 +0013d0 03720391 DCB 0x03,0x72,0x03,0x91 +0013d4 03b003ca DCB 0x03,0xb0,0x03,0xca +0013d8 03e33900 DCB 0x03,0xe3,0x39,0x00 +0013dc 13b70413 DCB 0x13,0xb7,0x04,0x13 +0013e0 04450478 DCB 0x04,0x45,0x04,0x78 +0013e4 04aa04da DCB 0x04,0xaa,0x04,0xda +0013e8 05370585 DCB 0x05,0x37,0x05,0x85 +0013ec 05d10616 DCB 0x05,0xd1,0x06,0x16 +0013f0 39000fb8 DCB 0x39,0x00,0x0f,0xb8 +0013f4 06910701 DCB 0x06,0x91,0x07,0x01 +0013f8 07640794 DCB 0x07,0x64,0x07,0x94 +0013fc 07ab07c1 DCB 0x07,0xab,0x07,0xc1 +001400 07c13900 DCB 0x07,0xc1,0x39,0x00 +001404 02bf1039 DCB 0x02,0xbf,0x10,0x39 +001408 0013b000 DCB 0x00,0x13,0xb0,0x00 +00140c 0003e603 DCB 0x00,0x03,0xe6,0x03 +001410 e903ec03 DCB 0xe9,0x03,0xec,0x03 +001414 ef03f603 DCB 0xef,0x03,0xf6,0x03 +001418 fd040404 DCB 0xfd,0x04,0x04,0x04 +00141c 0b390013 DCB 0x0b,0x39,0x00,0x13 +001420 b1041a04 DCB 0xb1,0x04,0x1a,0x04 +001424 2d044504 DCB 0x2d,0x04,0x45,0x04 +001428 59046e04 DCB 0x59,0x04,0x6e,0x04 +00142c 9e04cc04 DCB 0x9e,0x04,0xcc,0x04 +001430 f8052239 DCB 0xf8,0x05,0x22,0x39 +001434 000fb205 DCB 0x00,0x0f,0xb2,0x05 +001438 7805c506 DCB 0x78,0x05,0xc5,0x06 +00143c 11063606 DCB 0x11,0x06,0x36,0x06 +001440 47065606 DCB 0x47,0x06,0x56,0x06 +001444 56390013 DCB 0x56,0x39,0x00,0x13 +001448 b3000003 DCB 0xb3,0x00,0x00,0x03 +00144c 8d039303 DCB 0x8d,0x03,0x93,0x03 +001450 99039f03 DCB 0x99,0x03,0x9f,0x03 +001454 ac03b903 DCB 0xac,0x03,0xb9,0x03 +001458 c603d339 DCB 0xc6,0x03,0xd3,0x39 +00145c 0013b403 DCB 0x00,0x13,0xb4,0x03 +001460 e403f504 DCB 0xe4,0x03,0xf5,0x04 +001464 06041704 DCB 0x06,0x04,0x17,0x04 +001468 28044e04 DCB 0x28,0x04,0x4e,0x04 +00146c 72049604 DCB 0x72,0x04,0x96,0x04 +001470 b939000f DCB 0xb9,0x39,0x00,0x0f +001474 b504fc05 DCB 0xb5,0x04,0xfc,0x05 +001478 3a057705 DCB 0x3a,0x05,0x77,0x05 +00147c 9405a105 DCB 0x94,0x05,0xa1,0x05 +001480 af05af39 DCB 0xaf,0x05,0xaf,0x39 +001484 0013b600 DCB 0x00,0x13,0xb6,0x00 +001488 0003b303 DCB 0x00,0x03,0xb3,0x03 +00148c ba03c103 DCB 0xba,0x03,0xc1,0x03 +001490 c803d703 DCB 0xc8,0x03,0xd7,0x03 +001494 e603f504 DCB 0xe6,0x03,0xf5,0x04 +001498 04390013 DCB 0x04,0x39,0x00,0x13 +00149c b7041d04 DCB 0xb7,0x04,0x1d,0x04 +0014a0 37045604 DCB 0x37,0x04,0x56,0x04 +0014a4 74049204 DCB 0x74,0x04,0x92,0x04 +0014a8 d1050b05 DCB 0xd1,0x05,0x0b,0x05 +0014ac 43057939 DCB 0x43,0x05,0x79,0x39 +0014b0 000fb805 DCB 0x00,0x0f,0xb8,0x05 +0014b4 dd063506 DCB 0xdd,0x06,0x35,0x06 +0014b8 8b06b306 DCB 0x8b,0x06,0xb3,0x06 +0014bc c506d906 DCB 0xc5,0x06,0xd9,0x06 +0014c0 d9390006 DCB 0xd9,0x39,0x00,0x06 +0014c4 f055aa52 DCB 0xf0,0x55,0xaa,0x52 +0014c8 08023900 DCB 0x08,0x02,0x39,0x00 +0014cc 02bf4239 DCB 0x02,0xbf,0x42,0x39 +0014d0 0013b000 DCB 0x00,0x13,0xb0,0x00 +0014d4 0003b003 DCB 0x00,0x03,0xb0,0x03 +0014d8 da040404 DCB 0xda,0x04,0x04,0x04 +0014dc 2e047704 DCB 0x2e,0x04,0x77,0x04 +0014e0 b804f805 DCB 0xb8,0x04,0xf8,0x05 +0014e4 33390013 DCB 0x33,0x39,0x00,0x13 +0014e8 b105a606 DCB 0xb1,0x05,0xa6,0x06 +0014ec 06066406 DCB 0x06,0x06,0x64,0x06 +0014f0 b606ff07 DCB 0xb6,0x06,0xff,0x07 +0014f4 8d080308 DCB 0x8d,0x08,0x03,0x08 +0014f8 6908cd39 DCB 0x69,0x08,0xcd,0x39 +0014fc 000fb209 DCB 0x00,0x0f,0xb2,0x09 +001500 7a0a100a DCB 0x7a,0x0a,0x10,0x0a +001504 940acf0a DCB 0x94,0x0a,0xcf,0x0a +001508 ee0b0c0b DCB 0xee,0x0b,0x0c,0x0b +00150c 0c390013 DCB 0x0c,0x39,0x00,0x13 +001510 b3000003 DCB 0xb3,0x00,0x00,0x03 +001514 06032a03 DCB 0x06,0x03,0x2a,0x03 +001518 4e036503 DCB 0x4e,0x03,0x65,0x03 +00151c 9703db04 DCB 0x97,0x03,0xdb,0x04 +001520 1e045a39 DCB 0x1e,0x04,0x5a,0x39 +001524 0013b404 DCB 0x00,0x13,0xb4,0x04 +001528 cf052505 DCB 0xcf,0x05,0x25,0x05 +00152c 7905c306 DCB 0x79,0x05,0xc3,0x06 +001530 03068006 DCB 0x03,0x06,0x80,0x06 +001534 e1073b07 DCB 0xe1,0x07,0x3b,0x07 +001538 9339000f DCB 0x93,0x39,0x00,0x0f +00153c b5082708 DCB 0xb5,0x08,0x27,0x08 +001540 a5091a09 DCB 0xa5,0x09,0x1a,0x09 +001544 4c096709 DCB 0x4c,0x09,0x67,0x09 +001548 80098039 DCB 0x80,0x09,0x80,0x39 +00154c 0013b600 DCB 0x00,0x13,0xb6,0x00 +001550 00033d03 DCB 0x00,0x03,0x3d,0x03 +001554 7603af03 DCB 0x76,0x03,0xaf,0x03 +001558 df044104 DCB 0xdf,0x04,0x41,0x04 +00155c a4050605 DCB 0xa4,0x05,0x06,0x05 +001560 55390013 DCB 0x55,0x39,0x00,0x13 +001564 b705f106 DCB 0xb7,0x05,0xf1,0x06 +001568 6306d407 DCB 0x63,0x06,0xd4,0x07 +00156c 2d077d08 DCB 0x2d,0x07,0x7d,0x08 +001570 1b089509 DCB 0x1b,0x08,0x95,0x09 +001574 00096a39 DCB 0x00,0x09,0x6a,0x39 +001578 000fb80a DCB 0x00,0x0f,0xb8,0x0a +00157c 1e0abe0b DCB 0x1e,0x0a,0xbe,0x0b +001580 510b930b DCB 0x51,0x0b,0x93,0x0b +001584 b70bd90b DCB 0xb7,0x0b,0xd9,0x0b +001588 d9390002 DCB 0xd9,0x39,0x00,0x02 +00158c bf413900 DCB 0xbf,0x41,0x39,0x00 +001590 13b00000 DCB 0x13,0xb0,0x00,0x00 +001594 02cf03cb DCB 0x02,0xcf,0x03,0xcb +001598 03eb040b DCB 0x03,0xeb,0x04,0x0b +00159c 0447047e DCB 0x04,0x47,0x04,0x7e +0015a0 04cc04fd DCB 0x04,0xcc,0x04,0xfd +0015a4 390013b1 DCB 0x39,0x00,0x13,0xb1 +0015a8 052a0578 DCB 0x05,0x2a,0x05,0x78 +0015ac 05c90612 DCB 0x05,0xc9,0x06,0x12 +0015b0 069906e1 DCB 0x06,0x99,0x06,0xe1 +0015b4 0730079a DCB 0x07,0x30,0x07,0x9a +0015b8 07f43900 DCB 0x07,0xf4,0x39,0x00 +0015bc 0fb20844 DCB 0x0f,0xb2,0x08,0x44 +0015c0 08e809ad DCB 0x08,0xe8,0x09,0xad +0015c4 09e60a03 DCB 0x09,0xe6,0x0a,0x03 +0015c8 0a1d0a20 DCB 0x0a,0x1d,0x0a,0x20 +0015cc 390013b3 DCB 0x39,0x00,0x13,0xb3 +0015d0 0000024e DCB 0x00,0x00,0x02,0x4e +0015d4 031d0339 DCB 0x03,0x1d,0x03,0x39 +0015d8 03520376 DCB 0x03,0x52,0x03,0x76 +0015dc 039e03f0 DCB 0x03,0x9e,0x03,0xf0 +0015e0 04233900 DCB 0x04,0x23,0x39,0x00 +0015e4 13b40450 DCB 0x13,0xb4,0x04,0x50 +0015e8 04a004ee DCB 0x04,0xa0,0x04,0xee +0015ec 052f05a9 DCB 0x05,0x2f,0x05,0xa9 +0015f0 05e9062e DCB 0x05,0xe9,0x06,0x2e +0015f4 068b06d5 DCB 0x06,0x8b,0x06,0xd5 +0015f8 39000fb5 DCB 0x39,0x00,0x0f,0xb5 +0015fc 071a07aa DCB 0x07,0x1a,0x07,0xaa +001600 08520882 DCB 0x08,0x52,0x08,0x82 +001604 089a08b1 DCB 0x08,0x9a,0x08,0xb1 +001608 08b33900 DCB 0x08,0xb3,0x39,0x00 +00160c 13b60000 DCB 0x13,0xb6,0x00,0x00 +001610 02780362 DCB 0x02,0x78,0x03,0x62 +001614 038d03b7 DCB 0x03,0x8d,0x03,0xb7 +001618 0401044c DCB 0x04,0x01,0x04,0x4c +00161c 04c3050c DCB 0x04,0xc3,0x05,0x0c +001620 390013b7 DCB 0x39,0x00,0x13,0xb7 +001624 054805b3 DCB 0x05,0x48,0x05,0xb3 +001628 061a0671 DCB 0x06,0x1a,0x06,0x71 +00162c 070e075c DCB 0x07,0x0e,0x07,0x5c +001630 07b40828 DCB 0x07,0xb4,0x08,0x28 +001634 08853900 DCB 0x08,0x85,0x39,0x00 +001638 0fb808d9 DCB 0x0f,0xb8,0x08,0xd9 +00163c 09860a54 DCB 0x09,0x86,0x0a,0x54 +001640 0a910ab0 DCB 0x0a,0x91,0x0a,0xb0 +001644 0acd0ad0 DCB 0x0a,0xcd,0x0a,0xd0 +001648 390002bf DCB 0x39,0x00,0x02,0xbf +00164c 40390013 DCB 0x40,0x39,0x00,0x13 +001650 b0000003 DCB 0xb0,0x00,0x00,0x03 +001654 cd03d203 DCB 0xcd,0x03,0xd2,0x03 +001658 d703dc03 DCB 0xd7,0x03,0xdc,0x03 +00165c f4041004 DCB 0xf4,0x04,0x10,0x04 +001660 2a044239 DCB 0x2a,0x04,0x42,0x39 +001664 0013b104 DCB 0x00,0x13,0xb1,0x04 +001668 6f049904 DCB 0x6f,0x04,0x99,0x04 +00166c c104f005 DCB 0xc1,0x04,0xf0,0x05 +001670 17056205 DCB 0x17,0x05,0x62,0x05 +001674 ab05ed06 DCB 0xab,0x05,0xed,0x06 +001678 2e39000f DCB 0x2e,0x39,0x00,0x0f +00167c b2069c06 DCB 0xb2,0x06,0x9c,0x06 +001680 fe075c07 DCB 0xfe,0x07,0x5c,0x07 +001684 8c07a007 DCB 0x8c,0x07,0xa0,0x07 +001688 b207b239 DCB 0xb2,0x07,0xb2,0x39 +00168c 0013b300 DCB 0x00,0x13,0xb3,0x00 +001690 00032f03 DCB 0x00,0x03,0x2f,0x03 +001694 37033f03 DCB 0x37,0x03,0x3f,0x03 +001698 44034b03 DCB 0x44,0x03,0x4b,0x03 +00169c 54035b03 DCB 0x54,0x03,0x5b,0x03 +0016a0 6d390013 DCB 0x6d,0x39,0x00,0x13 +0016a4 b4038f03 DCB 0xb4,0x03,0x8f,0x03 +0016a8 b803e004 DCB 0xb8,0x03,0xe0,0x04 +0016ac 0e043804 DCB 0x0e,0x04,0x38,0x04 +0016b0 8a04cf05 DCB 0x8a,0x04,0xcf,0x05 +0016b4 0d054939 DCB 0x0d,0x05,0x49,0x39 +0016b8 000fb505 DCB 0x00,0x0f,0xb5,0x05 +0016bc af060606 DCB 0xaf,0x06,0x06,0x06 +0016c0 56067906 DCB 0x56,0x06,0x79,0x06 +0016c4 8c069e06 DCB 0x8c,0x06,0x9e,0x06 +0016c8 9e390013 DCB 0x9e,0x39,0x00,0x13 +0016cc b6000003 DCB 0xb6,0x00,0x00,0x03 +0016d0 72037803 DCB 0x72,0x03,0x78,0x03 +0016d4 7e038303 DCB 0x7e,0x03,0x83,0x03 +0016d8 9b03b603 DCB 0x9b,0x03,0xb6,0x03 +0016dc cf03f039 DCB 0xcf,0x03,0xf0,0x39 +0016e0 0013b704 DCB 0x00,0x13,0xb7,0x04 +0016e4 30047004 DCB 0x30,0x04,0x70,0x04 +0016e8 ae04f105 DCB 0xae,0x04,0xf1,0x05 +0016ec 27059105 DCB 0x27,0x05,0x91,0x05 +0016f0 ef063f06 DCB 0xef,0x06,0x3f,0x06 +0016f4 8d39000f DCB 0x8d,0x39,0x00,0x0f +0016f8 b8071107 DCB 0xb8,0x07,0x11,0x07 +0016fc 8007e108 DCB 0x80,0x07,0xe1,0x08 +001700 11082808 DCB 0x11,0x08,0x28,0x08 +001704 3d083d39 DCB 0x3d,0x08,0x3d,0x39 +001708 0002ce01 DCB 0x00,0x02,0xce,0x01 +00170c 390002cc DCB 0x39,0x00,0x02,0xcc +001710 00390006 DCB 0x00,0x39,0x00,0x06 +001714 f055aa52 DCB 0xf0,0x55,0xaa,0x52 +001718 08023900 DCB 0x08,0x02,0x39,0x00 +00171c 19b90004 DCB 0x19,0xb9,0x00,0x04 +001720 000c0014 DCB 0x00,0x0c,0x00,0x14 +001724 001c002c DCB 0x00,0x1c,0x00,0x2c +001728 003c005c DCB 0x00,0x3c,0x00,0x5c +00172c 007c009c DCB 0x00,0x7c,0x00,0x9c +001730 00bc00dc DCB 0x00,0xbc,0x00,0xdc +001734 00fc3900 DCB 0x00,0xfc,0x39,0x00 +001738 19ba013c DCB 0x19,0xba,0x01,0x3c +00173c 017c01bc DCB 0x01,0x7c,0x01,0xbc +001740 01fc023c DCB 0x01,0xfc,0x02,0x3c +001744 027c02fc DCB 0x02,0x7c,0x02,0xfc +001748 037c03bc DCB 0x03,0x7c,0x03,0xbc +00174c 03dc03fc DCB 0x03,0xdc,0x03,0xfc +001750 03ff3900 DCB 0x03,0xff,0x39,0x00 +001754 06f055aa DCB 0x06,0xf0,0x55,0xaa +001758 52080339 DCB 0x52,0x08,0x03,0x39 +00175c 0006b200 DCB 0x00,0x06,0xb2,0x00 +001760 1f1f0601 DCB 0x1f,0x1f,0x06,0x01 +001764 3900026f DCB 0x39,0x00,0x02,0x6f +001768 0539000d DCB 0x05,0x39,0x00,0x0d +00176c b2001010 DCB 0xb2,0x00,0x10,0x10 +001770 000f0f00 DCB 0x00,0x0f,0x0f,0x00 +001774 1010001f DCB 0x10,0x10,0x00,0x1f +001778 1f390002 DCB 0x1f,0x39,0x00,0x02 +00177c 6f113900 DCB 0x6f,0x11,0x39,0x00 +001780 09b20601 DCB 0x09,0xb2,0x06,0x01 +001784 06010601 DCB 0x06,0x01,0x06,0x01 +001788 06013900 DCB 0x06,0x01,0x39,0x00 +00178c 026f1939 DCB 0x02,0x6f,0x19,0x39 +001790 0002b200 DCB 0x00,0x02,0xb2,0x00 +001794 390010b6 DCB 0x39,0x00,0x10,0xb6 +001798 f01c1c00 DCB 0xf0,0x1c,0x1c,0x00 +00179c 10010010 DCB 0x10,0x01,0x00,0x10 +0017a0 01001001 DCB 0x01,0x00,0x10,0x01 +0017a4 001c1c39 DCB 0x00,0x1c,0x1c,0x39 +0017a8 00026f0f DCB 0x00,0x02,0x6f,0x0f +0017ac 390004b6 DCB 0x39,0x00,0x04,0xb6 +0017b0 1f000a39 DCB 0x1f,0x00,0x0a,0x39 +0017b4 00026f1a DCB 0x00,0x02,0x6f,0x1a +0017b8 390004b6 DCB 0x39,0x00,0x04,0xb6 +0017bc 0f000a39 DCB 0x0f,0x00,0x0a,0x39 +0017c0 00026f25 DCB 0x00,0x02,0x6f,0x25 +0017c4 390004b6 DCB 0x39,0x00,0x04,0xb6 +0017c8 0f000a39 DCB 0x0f,0x00,0x0a,0x39 +0017cc 00026f30 DCB 0x00,0x02,0x6f,0x30 +0017d0 390004b6 DCB 0x39,0x00,0x04,0xb6 +0017d4 0f000a39 DCB 0x0f,0x00,0x0a,0x39 +0017d8 0011bb11 DCB 0x00,0x11,0xbb,0x11 +0017dc 001d7e00 DCB 0x00,0x1d,0x7e,0x00 +0017e0 0f5e000e DCB 0x0f,0x5e,0x00,0x0e +0017e4 4c000000 DCB 0x4c,0x00,0x00,0x00 +0017e8 001d7e39 DCB 0x00,0x1d,0x7e,0x39 +0017ec 0011bc22 DCB 0x00,0x11,0xbc,0x22 +0017f0 101d5c00 DCB 0x10,0x1d,0x5c,0x00 +0017f4 0f3c000e DCB 0x0f,0x3c,0x00,0x0e +0017f8 29000000 DCB 0x29,0x00,0x00,0x00 +0017fc 001d5c39 DCB 0x00,0x1d,0x5c,0x39 +001800 0006f055 DCB 0x00,0x06,0xf0,0x55 +001804 aa520804 DCB 0xaa,0x52,0x08,0x04 +001808 390002c2 DCB 0x39,0x00,0x02,0xc2 +00180c 14390002 DCB 0x14,0x39,0x00,0x02 +001810 b1023900 DCB 0xb1,0x02,0x39,0x00 +001814 02b24039 DCB 0x02,0xb2,0x40,0x39 +001818 00026f01 DCB 0x00,0x02,0x6f,0x01 +00181c 390004b2 DCB 0x39,0x00,0x04,0xb2 +001820 00000039 DCB 0x00,0x00,0x00,0x39 +001824 00026f04 DCB 0x00,0x02,0x6f,0x04 +001828 390004b2 DCB 0x39,0x00,0x04,0xb2 +00182c 09e34039 DCB 0x09,0xe3,0x40,0x39 +001830 00026f07 DCB 0x00,0x02,0x6f,0x07 +001834 390004b2 DCB 0x39,0x00,0x04,0xb2 +001838 09e40039 DCB 0x09,0xe4,0x00,0x39 +00183c 00026f0a DCB 0x00,0x02,0x6f,0x0a +001840 390004b2 DCB 0x39,0x00,0x04,0xb2 +001844 09e34039 DCB 0x09,0xe3,0x40,0x39 +001848 0002cb86 DCB 0x00,0x02,0xcb,0x86 +00184c 390005d0 DCB 0x39,0x00,0x05,0xd0 +001850 00000010 DCB 0x00,0x00,0x00,0x10 +001854 3900026f DCB 0x39,0x00,0x02,0x6f +001858 04390002 DCB 0x04,0x39,0x00,0x02 +00185c d0013900 DCB 0xd0,0x01,0x39,0x00 +001860 026f0139 DCB 0x02,0x6f,0x01,0x39 +001864 0006cb05 DCB 0x00,0x06,0xcb,0x05 +001868 0f1f3e7c DCB 0x0f,0x1f,0x3e,0x7c +00186c 3900026f DCB 0x39,0x00,0x02,0x6f +001870 0639000b DCB 0x06,0x39,0x00,0x0b +001874 cb000800 DCB 0xcb,0x00,0x08,0x00 +001878 3c014807 DCB 0x3c,0x01,0x48,0x07 +00187c ff0fff39 DCB 0xff,0x0f,0xff,0x39 +001880 00026f00 DCB 0x00,0x02,0x6f,0x00 +001884 390006d2 DCB 0x39,0x00,0x06,0xd2 +001888 120c0c0a DCB 0x12,0x0c,0x0c,0x0a +00188c 06390002 DCB 0x06,0x39,0x00,0x02 +001890 6f053900 DCB 0x6f,0x05,0x39,0x00 +001894 06d23014 DCB 0x06,0xd2,0x30,0x14 +001898 160e0a39 DCB 0x16,0x0e,0x0a,0x39 +00189c 00026f0a DCB 0x00,0x02,0x6f,0x0a +0018a0 390006d2 DCB 0x39,0x00,0x06,0xd2 +0018a4 48201612 DCB 0x48,0x20,0x16,0x12 +0018a8 0e390002 DCB 0x0e,0x39,0x00,0x02 +0018ac 6f0f3900 DCB 0x6f,0x0f,0x39,0x00 +0018b0 06d24420 DCB 0x06,0xd2,0x44,0x20 +0018b4 16121539 DCB 0x16,0x12,0x15,0x39 +0018b8 00026f14 DCB 0x00,0x02,0x6f,0x14 +0018bc 390006d2 DCB 0x39,0x00,0x06,0xd2 +0018c0 40201612 DCB 0x40,0x20,0x16,0x12 +0018c4 12390002 DCB 0x12,0x39,0x00,0x02 +0018c8 6f193900 DCB 0x6f,0x19,0x39,0x00 +0018cc 06d2ffe4 DCB 0x06,0xd2,0xff,0xe4 +0018d0 a9403039 DCB 0xa9,0x40,0x30,0x39 +0018d4 00026f1e DCB 0x00,0x02,0x6f,0x1e +0018d8 390006d2 DCB 0x39,0x00,0x06,0xd2 +0018dc ffd84026 DCB 0xff,0xd8,0x40,0x26 +0018e0 20390002 DCB 0x20,0x39,0x00,0x02 +0018e4 6f233900 DCB 0x6f,0x23,0x39,0x00 +0018e8 06d2ff8f DCB 0x06,0xd2,0xff,0x8f +0018ec 40261f39 DCB 0x40,0x26,0x1f,0x39 +0018f0 00026f28 DCB 0x00,0x02,0x6f,0x28 +0018f4 390006d2 DCB 0x39,0x00,0x06,0xd2 +0018f8 9f604020 DCB 0x9f,0x60,0x40,0x20 +0018fc 1b390002 DCB 0x1b,0x39,0x00,0x02 +001900 6f2d3900 DCB 0x6f,0x2d,0x39,0x00 +001904 06d28440 DCB 0x06,0xd2,0x84,0x40 +001908 40201b39 DCB 0x40,0x20,0x1b,0x39 +00190c 00026f32 DCB 0x00,0x02,0x6f,0x32 +001910 390006d2 DCB 0x39,0x00,0x06,0xd2 +001914 12081010 DCB 0x12,0x08,0x10,0x10 +001918 06390002 DCB 0x06,0x39,0x00,0x02 +00191c 6f373900 DCB 0x6f,0x37,0x39,0x00 +001920 06d23008 DCB 0x06,0xd2,0x30,0x08 +001924 150b0a39 DCB 0x15,0x0b,0x0a,0x39 +001928 00026f3c DCB 0x00,0x02,0x6f,0x3c +00192c 390006d2 DCB 0x39,0x00,0x06,0xd2 +001930 46081010 DCB 0x46,0x08,0x10,0x10 +001934 0c390002 DCB 0x0c,0x39,0x00,0x02 +001938 6f413900 DCB 0x6f,0x41,0x39,0x00 +00193c 06d2301a DCB 0x06,0xd2,0x30,0x1a +001940 10161639 DCB 0x10,0x16,0x16,0x39 +001944 00026f46 DCB 0x00,0x02,0x6f,0x46 +001948 390006d2 DCB 0x39,0x00,0x06,0xd2 +00194c 301a1012 DCB 0x30,0x1a,0x10,0x12 +001950 12390002 DCB 0x12,0x39,0x00,0x02 +001954 6f003900 DCB 0x6f,0x00,0x39,0x00 +001958 06d40808 DCB 0x06,0xd4,0x08,0x08 +00195c 040c0639 DCB 0x04,0x0c,0x06,0x39 +001960 00026f05 DCB 0x00,0x02,0x6f,0x05 +001964 390006d4 DCB 0x39,0x00,0x06,0xd4 +001968 2918100d DCB 0x29,0x18,0x10,0x0d +00196c 0a390002 DCB 0x0a,0x39,0x00,0x02 +001970 6f0a3900 DCB 0x6f,0x0a,0x39,0x00 +001974 06d44014 DCB 0x06,0xd4,0x40,0x14 +001978 10110c39 DCB 0x10,0x11,0x0c,0x39 +00197c 00026f0f DCB 0x00,0x02,0x6f,0x0f +001980 390006d4 DCB 0x39,0x00,0x06,0xd4 +001984 401f1314 DCB 0x40,0x1f,0x13,0x14 +001988 10390002 DCB 0x10,0x39,0x00,0x02 +00198c 6f143900 DCB 0x6f,0x14,0x39,0x00 +001990 06d45f16 DCB 0x06,0xd4,0x5f,0x16 +001994 14161339 DCB 0x14,0x16,0x13,0x39 +001998 00026f19 DCB 0x00,0x02,0x6f,0x19 +00199c 390006d4 DCB 0x39,0x00,0x06,0xd4 +0019a0 ffffa050 DCB 0xff,0xff,0xa0,0x50 +0019a4 2f390002 DCB 0x2f,0x39,0x00,0x02 +0019a8 6f1e3900 DCB 0x6f,0x1e,0x39,0x00 +0019ac 06d4fff0 DCB 0x06,0xd4,0xff,0xf0 +0019b0 9a300c39 DCB 0x9a,0x30,0x0c,0x39 +0019b4 00026f23 DCB 0x00,0x02,0x6f,0x23 +0019b8 390006d4 DCB 0x39,0x00,0x06,0xd4 +0019bc ffa06a30 DCB 0xff,0xa0,0x6a,0x30 +0019c0 0f390002 DCB 0x0f,0x39,0x00,0x02 +0019c4 6f283900 DCB 0x6f,0x28,0x39,0x00 +0019c8 06d4f080 DCB 0x06,0xd4,0xf0,0x80 +0019cc 40301239 DCB 0x40,0x30,0x12,0x39 +0019d0 00026f2d DCB 0x00,0x02,0x6f,0x2d +0019d4 390006d4 DCB 0x39,0x00,0x06,0xd4 +0019d8 b0404030 DCB 0xb0,0x40,0x40,0x30 +0019dc 14390002 DCB 0x14,0x39,0x00,0x02 +0019e0 6f323900 DCB 0x6f,0x32,0x39,0x00 +0019e4 06d40404 DCB 0x06,0xd4,0x04,0x04 +0019e8 040a0539 DCB 0x04,0x0a,0x05,0x39 +0019ec 00026f37 DCB 0x00,0x02,0x6f,0x37 +0019f0 390006d4 DCB 0x39,0x00,0x06,0xd4 +0019f4 3214100b DCB 0x32,0x14,0x10,0x0b +0019f8 07390002 DCB 0x07,0x39,0x00,0x02 +0019fc 6f3c3900 DCB 0x6f,0x3c,0x39,0x00 +001a00 06d44018 DCB 0x06,0xd4,0x40,0x18 +001a04 100c0939 DCB 0x10,0x0c,0x09,0x39 +001a08 00026f41 DCB 0x00,0x02,0x6f,0x41 +001a0c 390006d4 DCB 0x39,0x00,0x06,0xd4 +001a10 201c1a0e DCB 0x20,0x1c,0x1a,0x0e +001a14 0b390002 DCB 0x0b,0x39,0x00,0x02 +001a18 6f463900 DCB 0x6f,0x46,0x39,0x00 +001a1c 06d4b518 DCB 0x06,0xd4,0xb5,0x18 +001a20 18080c39 DCB 0x18,0x08,0x0c,0x39 +001a24 0006f055 DCB 0x00,0x06,0xf0,0x55 +001a28 aa520805 DCB 0xaa,0x52,0x08,0x05 +001a2c 390003c7 DCB 0x39,0x00,0x03,0xc7 +001a30 07013900 DCB 0x07,0x01,0x39,0x00 +001a34 04b00721 DCB 0x04,0xb0,0x07,0x21 +001a38 00390003 DCB 0x00,0x39,0x00,0x03 +001a3c b3868039 DCB 0xb3,0x86,0x80,0x39 +001a40 0003b585 DCB 0x00,0x03,0xb5,0x85 +001a44 81390005 DCB 0x81,0x39,0x00,0x05 +001a48 b7850000 DCB 0xb7,0x85,0x00,0x00 +001a4c 81390005 DCB 0x81,0x39,0x00,0x05 +001a50 b8850000 DCB 0xb8,0x85,0x00,0x00 +001a54 81390005 DCB 0x81,0x39,0x00,0x05 +001a58 b9850000 DCB 0xb9,0x85,0x00,0x00 +001a5c 81390004 DCB 0x81,0x39,0x00,0x04 +001a60 d0000310 DCB 0xd0,0x00,0x03,0x10 +001a64 390005e0 DCB 0x39,0x00,0x05,0xe0 +001a68 82000002 DCB 0x82,0x00,0x00,0x02 +001a6c 390004d1 DCB 0x39,0x00,0x04,0xd1 +001a70 00011039 DCB 0x00,0x01,0x10,0x39 +001a74 0005e182 DCB 0x00,0x05,0xe1,0x82 +001a78 00000239 DCB 0x00,0x00,0x02,0x39 +001a7c 0006f055 DCB 0x00,0x06,0xf0,0x55 +001a80 aa520806 DCB 0xaa,0x52,0x08,0x06 +001a84 390006b0 DCB 0x39,0x00,0x06,0xb0 +001a88 13321232 DCB 0x13,0x32,0x12,0x32 +001a8c 04390006 DCB 0x04,0x39,0x00,0x06 +001a90 b132310e DCB 0xb1,0x32,0x31,0x0e +001a94 32313900 DCB 0x32,0x31,0x39,0x00 +001a98 06b23200 DCB 0x06,0xb2,0x32,0x00 +001a9c 32313239 DCB 0x32,0x31,0x32,0x39 +001aa0 0002b30f DCB 0x00,0x02,0xb3,0x0f +001aa4 390006b6 DCB 0x39,0x00,0x06,0xb6 +001aa8 13321232 DCB 0x13,0x32,0x12,0x32 +001aac 04390006 DCB 0x04,0x39,0x00,0x06 +001ab0 b732310e DCB 0xb7,0x32,0x31,0x0e +001ab4 32313900 DCB 0x32,0x31,0x39,0x00 +001ab8 06b83200 DCB 0x06,0xb8,0x32,0x00 +001abc 32313239 DCB 0x32,0x31,0x32,0x39 +001ac0 0002b90f DCB 0x00,0x02,0xb9,0x0f +001ac4 390002d0 DCB 0x39,0x00,0x02,0xd0 +001ac8 01390006 DCB 0x01,0x39,0x00,0x06 +001acc f055aa52 DCB 0xf0,0x55,0xaa,0x52 +001ad0 08073900 DCB 0x08,0x07,0x39,0x00 +001ad4 02b4c039 DCB 0x02,0xb4,0xc0,0x39 +001ad8 0006b084 DCB 0x00,0x06,0xb0,0x84 +001adc c0787000 DCB 0xc0,0x78,0x70,0x00 +001ae0 390007b1 DCB 0x39,0x00,0x07,0xb1 +001ae4 0c1c001c DCB 0x0c,0x1c,0x00,0x1c +001ae8 0c003900 DCB 0x0c,0x00,0x39,0x00 +001aec 02b22039 DCB 0x02,0xb2,0x20,0x39 +001af0 00026f36 DCB 0x00,0x02,0x6f,0x36 +001af4 390002b2 DCB 0x39,0x00,0x02,0xb2 +001af8 32390002 DCB 0x32,0x39,0x00,0x02 +001afc 6f3f3900 DCB 0x6f,0x3f,0x39,0x00 +001b00 02b20439 DCB 0x02,0xb2,0x04,0x39 +001b04 00026f09 DCB 0x00,0x02,0x6f,0x09 +001b08 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b0c 20390002 DCB 0x20,0x39,0x00,0x02 +001b10 6f483900 DCB 0x6f,0x48,0x39,0x00 +001b14 02b23239 DCB 0x02,0xb2,0x32,0x39 +001b18 00026f51 DCB 0x00,0x02,0x6f,0x51 +001b1c 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b20 04390002 DCB 0x04,0x39,0x00,0x02 +001b24 6f123900 DCB 0x6f,0x12,0x39,0x00 +001b28 02b2f039 DCB 0x02,0xb2,0xf0,0x39 +001b2c 00026f5a DCB 0x00,0x02,0x6f,0x5a +001b30 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b34 03390002 DCB 0x03,0x39,0x00,0x02 +001b38 6f633900 DCB 0x6f,0x63,0x39,0x00 +001b3c 02b29b39 DCB 0x02,0xb2,0x9b,0x39 +001b40 00026f1b DCB 0x00,0x02,0x6f,0x1b +001b44 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b48 20390002 DCB 0x20,0x39,0x00,0x02 +001b4c 6f6c3900 DCB 0x6f,0x6c,0x39,0x00 +001b50 02b23239 DCB 0x02,0xb2,0x32,0x39 +001b54 00026f75 DCB 0x00,0x02,0x6f,0x75 +001b58 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b5c 04390002 DCB 0x04,0x39,0x00,0x02 +001b60 6f243900 DCB 0x6f,0x24,0x39,0x00 +001b64 02b22039 DCB 0x02,0xb2,0x20,0x39 +001b68 00026f7e DCB 0x00,0x02,0x6f,0x7e +001b6c 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b70 32390002 DCB 0x32,0x39,0x00,0x02 +001b74 6f873900 DCB 0x6f,0x87,0x39,0x00 +001b78 02b20439 DCB 0x02,0xb2,0x04,0x39 +001b7c 00026f2d DCB 0x00,0x02,0x6f,0x2d +001b80 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b84 cc390002 DCB 0xcc,0x39,0x00,0x02 +001b88 6f903900 DCB 0x6f,0x90,0x39,0x00 +001b8c 02b20339 DCB 0x02,0xb2,0x03,0x39 +001b90 00026f99 DCB 0x00,0x02,0x6f,0x99 +001b94 390002b2 DCB 0x39,0x00,0x02,0xb2 +001b98 3a390002 DCB 0x3a,0x39,0x00,0x02 +001b9c b4c03900 DCB 0xb4,0xc0,0x39,0x00 +001ba0 03b70000 DCB 0x03,0xb7,0x00,0x00 +001ba4 390006c0 DCB 0x39,0x00,0x06,0xc0 +001ba8 01010000 DCB 0x01,0x01,0x00,0x00 +001bac 55390002 DCB 0x55,0x39,0x00,0x02 +001bb0 6f003900 DCB 0x6f,0x00,0x39,0x00 +001bb4 16c12c00 DCB 0x16,0xc1,0x2c,0x00 +001bb8 1c391c39 DCB 0x1c,0x39,0x1c,0x39 +001bbc 38723fd9 DCB 0x38,0x72,0x3f,0xd9 +001bc0 a2844000 DCB 0xa2,0x84,0x40,0x00 +001bc4 e7188000 DCB 0xe7,0x18,0x80,0x00 +001bc8 00000039 DCB 0x00,0x00,0x00,0x39 +001bcc 00026f15 DCB 0x00,0x02,0x6f,0x15 +001bd0 390010c1 DCB 0x39,0x00,0x10,0xc1 +001bd4 90000a90 DCB 0x90,0x00,0x0a,0x90 +001bd8 595f33e0 DCB 0x59,0x5f,0x33,0xe0 +001bdc 00000cab DCB 0x00,0x00,0x0c,0xab +001be0 59000039 DCB 0x59,0x00,0x00,0x39 +001be4 00026f24 DCB 0x00,0x02,0x6f,0x24 +001be8 390008c1 DCB 0x39,0x00,0x08,0xc1 +001bec 00000000 DCB 0x00,0x00,0x00,0x00 +001bf0 00000039 DCB 0x00,0x00,0x00,0x39 +001bf4 00026f00 DCB 0x00,0x02,0x6f,0x00 +001bf8 390016c2 DCB 0x39,0x00,0x16,0xc2 +001bfc 2a0f1c39 DCB 0x2a,0x0f,0x1c,0x39 +001c00 1c39c78e DCB 0x1c,0x39,0xc7,0x8e +001c04 0012bdda DCB 0x00,0x12,0xbd,0xda +001c08 401486ba DCB 0x40,0x14,0x86,0xba +001c0c fff612bf DCB 0xff,0xf6,0x12,0xbf +001c10 8d390002 DCB 0x8d,0x39,0x00,0x02 +001c14 6f153900 DCB 0x6f,0x15,0x39,0x00 +001c18 10c293de DCB 0x10,0xc2,0x93,0xde +001c1c 0a94375f DCB 0x0a,0x94,0x37,0x5f +001c20 33efe273 DCB 0x33,0xef,0xe2,0x73 +001c24 00555900 DCB 0x00,0x55,0x59,0x00 +001c28 00390002 DCB 0x00,0x39,0x00,0x02 +001c2c 6f243900 DCB 0x6f,0x24,0x39,0x00 +001c30 08c20000 DCB 0x08,0xc2,0x00,0x00 +001c34 00000000 DCB 0x00,0x00,0x00,0x00 +001c38 00390002 DCB 0x00,0x39,0x00,0x02 +001c3c 6f003900 DCB 0x6f,0x00,0x39,0x00 +001c40 16c32600 DCB 0x16,0xc3,0x26,0x00 +001c44 1c391c39 DCB 0x1c,0x39,0x1c,0x39 +001c48 38720000 DCB 0x38,0x72,0x00,0x00 +001c4c 00003fd8 DCB 0x00,0x00,0x3f,0xd8 +001c50 bb6c8000 DCB 0xbb,0x6c,0x80,0x00 +001c54 00000039 DCB 0x00,0x00,0x00,0x39 +001c58 00026f15 DCB 0x00,0x02,0x6f,0x15 +001c5c 390010c3 DCB 0x39,0x00,0x10,0xc3 +001c60 03de0004 DCB 0x03,0xde,0x00,0x04 +001c64 37553360 DCB 0x37,0x55,0x33,0x60 +001c68 00000355 DCB 0x00,0x00,0x03,0x55 +001c6c a7000039 DCB 0xa7,0x00,0x00,0x39 +001c70 00026f24 DCB 0x00,0x02,0x6f,0x24 +001c74 390008c3 DCB 0x39,0x00,0x08,0xc3 +001c78 00000000 DCB 0x00,0x00,0x00,0x00 +001c7c 00000039 DCB 0x00,0x00,0x00,0x39 +001c80 00026f00 DCB 0x00,0x02,0x6f,0x00 +001c84 390016c4 DCB 0x39,0x00,0x16,0xc4 +001c88 200f1c39 DCB 0x20,0x0f,0x1c,0x39 +001c8c 1c39c78e DCB 0x1c,0x39,0xc7,0x8e +001c90 3fec605e DCB 0x3f,0xec,0x60,0x5e +001c94 3fec5b0e DCB 0x3f,0xec,0x5b,0x0e +001c98 8003693f DCB 0x80,0x03,0x69,0x3f +001c9c a9390002 DCB 0xa9,0x39,0x00,0x02 +001ca0 6f153900 DCB 0x6f,0x15,0x39,0x00 +001ca4 10c40000 DCB 0x10,0xc4,0x00,0x00 +001ca8 00005955 DCB 0x00,0x00,0x59,0x55 +001cac 33601d8d DCB 0x33,0x60,0x1d,0x8d +001cb0 0faba700 DCB 0x0f,0xab,0xa7,0x00 +001cb4 00390002 DCB 0x00,0x39,0x00,0x02 +001cb8 6f243900 DCB 0x6f,0x24,0x39,0x00 +001cbc 08c40000 DCB 0x08,0xc4,0x00,0x00 +001cc0 00000000 DCB 0x00,0x00,0x00,0x00 +001cc4 00390002 DCB 0x00,0x39,0x00,0x02 +001cc8 6f003900 DCB 0x6f,0x00,0x39,0x00 +001ccc 16c52100 DCB 0x16,0xc5,0x21,0x00 +001cd0 03c10349 DCB 0x03,0xc1,0x03,0x49 +001cd4 00003fff DCB 0x00,0x00,0x3f,0xff +001cd8 26463fff DCB 0x26,0x46,0x3f,0xff +001cdc 34520000 DCB 0x34,0x52,0x00,0x00 +001ce0 0c550939 DCB 0x0c,0x55,0x09,0x39 +001ce4 00026f15 DCB 0x00,0x02,0x6f,0x15 +001ce8 390010c5 DCB 0x39,0x00,0x10,0xc5 +001cec 01fe1402 DCB 0x01,0xfe,0x14,0x02 +001cf0 1b333380 DCB 0x1b,0x33,0x33,0x80 +001cf4 03830fe1 DCB 0x03,0x83,0x0f,0xe1 +001cf8 e3000039 DCB 0xe3,0x00,0x00,0x39 +001cfc 00026f24 DCB 0x00,0x02,0x6f,0x24 +001d00 390008c5 DCB 0x39,0x00,0x08,0xc5 +001d04 00000000 DCB 0x00,0x00,0x00,0x00 +001d08 00000039 DCB 0x00,0x00,0x00,0x39 +001d0c 00026f00 DCB 0x00,0x02,0x6f,0x00 +001d10 390016c6 DCB 0x39,0x00,0x16,0xc6 +001d14 27000384 DCB 0x27,0x00,0x03,0x84 +001d18 03490000 DCB 0x03,0x49,0x00,0x00 +001d1c 00000000 DCB 0x00,0x00,0x00,0x00 +001d20 3fff3ae4 DCB 0x3f,0xff,0x3a,0xe4 +001d24 00000000 DCB 0x00,0x00,0x00,0x00 +001d28 00390002 DCB 0x00,0x39,0x00,0x02 +001d2c 6f153900 DCB 0x6f,0x15,0x39,0x00 +001d30 10c6021c DCB 0x10,0xc6,0x02,0x1c +001d34 14023932 DCB 0x14,0x02,0x39,0x32 +001d38 33800000 DCB 0x33,0x80,0x00,0x00 +001d3c 031ee300 DCB 0x03,0x1e,0xe3,0x00 +001d40 00390002 DCB 0x00,0x39,0x00,0x02 +001d44 6f243900 DCB 0x6f,0x24,0x39,0x00 +001d48 08c60000 DCB 0x08,0xc6,0x00,0x00 +001d4c 00000000 DCB 0x00,0x00,0x00,0x00 +001d50 00390002 DCB 0x00,0x39,0x00,0x02 +001d54 6f003900 DCB 0x6f,0x00,0x39,0x00 +001d58 16c72d00 DCB 0x16,0xc7,0x2d,0x00 +001d5c 03840349 DCB 0x03,0x84,0x03,0x49 +001d60 00003fff DCB 0x00,0x00,0x3f,0xff +001d64 34180000 DCB 0x34,0x18,0x00,0x00 +001d68 00008000 DCB 0x00,0x00,0x80,0x00 +001d6c 00000039 DCB 0x00,0x00,0x00,0x39 +001d70 00026f15 DCB 0x00,0x02,0x6f,0x15 +001d74 390010c7 DCB 0x39,0x00,0x10,0xc7 +001d78 01fe3402 DCB 0x01,0xfe,0x34,0x02 +001d7c 1b523350 DCB 0x1b,0x52,0x33,0x50 +001d80 00000ce2 DCB 0x00,0x00,0x0c,0xe2 +001d84 1d000039 DCB 0x1d,0x00,0x00,0x39 +001d88 00026f24 DCB 0x00,0x02,0x6f,0x24 +001d8c 390008c7 DCB 0x39,0x00,0x08,0xc7 +001d90 00000000 DCB 0x00,0x00,0x00,0x00 +001d94 00000039 DCB 0x00,0x00,0x00,0x39 +001d98 00026f00 DCB 0x00,0x02,0x6f,0x00 +001d9c 390016c8 DCB 0x39,0x00,0x16,0xc8 +001da0 2b0003c1 DCB 0x2b,0x00,0x03,0xc1 +001da4 03490000 DCB 0x03,0x49,0x00,0x00 +001da8 00000000 DCB 0x00,0x00,0x00,0x00 +001dac 00000000 DCB 0x00,0x00,0x00,0x00 +001db0 fffff3aa DCB 0xff,0xff,0xf3,0xaa +001db4 f7390002 DCB 0xf7,0x39,0x00,0x02 +001db8 6f153900 DCB 0x6f,0x15,0x39,0x00 +001dbc 10c8021c DCB 0x10,0xc8,0x02,0x1c +001dc0 33023952 DCB 0x33,0x02,0x39,0x52 +001dc4 336ffc7d DCB 0x33,0x6f,0xfc,0x7d +001dc8 001f1d00 DCB 0x00,0x1f,0x1d,0x00 +001dcc 00390002 DCB 0x00,0x39,0x00,0x02 +001dd0 6f243900 DCB 0x6f,0x24,0x39,0x00 +001dd4 08c80000 DCB 0x08,0xc8,0x00,0x00 +001dd8 00000000 DCB 0x00,0x00,0x00,0x00 +001ddc 00390002 DCB 0x00,0x39,0x00,0x02 +001de0 6f003900 DCB 0x6f,0x00,0x39,0x00 +001de4 16c90000 DCB 0x16,0xc9,0x00,0x00 +001de8 00000000 DCB 0x00,0x00,0x00,0x00 +001dec 00000000 DCB 0x00,0x00,0x00,0x00 +001df0 00000000 DCB 0x00,0x00,0x00,0x00 +001df4 00000000 DCB 0x00,0x00,0x00,0x00 +001df8 00000039 DCB 0x00,0x00,0x00,0x39 +001dfc 00026f15 DCB 0x00,0x02,0x6f,0x15 +001e00 390010c9 DCB 0x39,0x00,0x10,0xc9 +001e04 00000000 DCB 0x00,0x00,0x00,0x00 +001e08 00000000 DCB 0x00,0x00,0x00,0x00 +001e0c 00000000 DCB 0x00,0x00,0x00,0x00 +001e10 00000039 DCB 0x00,0x00,0x00,0x39 +001e14 00026f24 DCB 0x00,0x02,0x6f,0x24 +001e18 390008c9 DCB 0x39,0x00,0x08,0xc9 +001e1c 00000000 DCB 0x00,0x00,0x00,0x00 +001e20 00000039 DCB 0x00,0x00,0x00,0x39 +001e24 00026f00 DCB 0x00,0x02,0x6f,0x00 +001e28 390016ca DCB 0x39,0x00,0x16,0xca +001e2c 00000000 DCB 0x00,0x00,0x00,0x00 +001e30 00000000 DCB 0x00,0x00,0x00,0x00 +001e34 00000000 DCB 0x00,0x00,0x00,0x00 +001e38 00000000 DCB 0x00,0x00,0x00,0x00 +001e3c 00000000 DCB 0x00,0x00,0x00,0x00 +001e40 00390002 DCB 0x00,0x39,0x00,0x02 +001e44 6f153900 DCB 0x6f,0x15,0x39,0x00 +001e48 10ca0000 DCB 0x10,0xca,0x00,0x00 +001e4c 00000000 DCB 0x00,0x00,0x00,0x00 +001e50 00000000 DCB 0x00,0x00,0x00,0x00 +001e54 00000000 DCB 0x00,0x00,0x00,0x00 +001e58 00390002 DCB 0x00,0x39,0x00,0x02 +001e5c 6f243900 DCB 0x6f,0x24,0x39,0x00 +001e60 08ca0000 DCB 0x08,0xca,0x00,0x00 +001e64 00000000 DCB 0x00,0x00,0x00,0x00 +001e68 00390002 DCB 0x00,0x39,0x00,0x02 +001e6c 6f003900 DCB 0x6f,0x00,0x39,0x00 +001e70 16cb0000 DCB 0x16,0xcb,0x00,0x00 +001e74 00000000 DCB 0x00,0x00,0x00,0x00 +001e78 00000000 DCB 0x00,0x00,0x00,0x00 +001e7c 00000000 DCB 0x00,0x00,0x00,0x00 +001e80 00000000 DCB 0x00,0x00,0x00,0x00 +001e84 00000039 DCB 0x00,0x00,0x00,0x39 +001e88 00026f15 DCB 0x00,0x02,0x6f,0x15 +001e8c 390010cb DCB 0x39,0x00,0x10,0xcb +001e90 00000000 DCB 0x00,0x00,0x00,0x00 +001e94 00000000 DCB 0x00,0x00,0x00,0x00 +001e98 00000000 DCB 0x00,0x00,0x00,0x00 +001e9c 00000039 DCB 0x00,0x00,0x00,0x39 +001ea0 00026f24 DCB 0x00,0x02,0x6f,0x24 +001ea4 390008cb DCB 0x39,0x00,0x08,0xcb +001ea8 00000000 DCB 0x00,0x00,0x00,0x00 +001eac 00000039 DCB 0x00,0x00,0x00,0x39 +001eb0 00026f00 DCB 0x00,0x02,0x6f,0x00 +001eb4 390016cc DCB 0x39,0x00,0x16,0xcc +001eb8 00000000 DCB 0x00,0x00,0x00,0x00 +001ebc 00000000 DCB 0x00,0x00,0x00,0x00 +001ec0 00000000 DCB 0x00,0x00,0x00,0x00 +001ec4 00000000 DCB 0x00,0x00,0x00,0x00 +001ec8 00000000 DCB 0x00,0x00,0x00,0x00 +001ecc 00390002 DCB 0x00,0x39,0x00,0x02 +001ed0 6f153900 DCB 0x6f,0x15,0x39,0x00 +001ed4 10cc0000 DCB 0x10,0xcc,0x00,0x00 +001ed8 00000000 DCB 0x00,0x00,0x00,0x00 +001edc 00000000 DCB 0x00,0x00,0x00,0x00 +001ee0 00000000 DCB 0x00,0x00,0x00,0x00 +001ee4 00390002 DCB 0x00,0x39,0x00,0x02 +001ee8 6f243900 DCB 0x6f,0x24,0x39,0x00 +001eec 08cc0000 DCB 0x08,0xcc,0x00,0x00 +001ef0 00000000 DCB 0x00,0x00,0x00,0x00 +001ef4 00390002 DCB 0x00,0x39,0x00,0x02 +001ef8 6f003900 DCB 0x6f,0x00,0x39,0x00 +001efc 16cd0000 DCB 0x16,0xcd,0x00,0x00 +001f00 00000000 DCB 0x00,0x00,0x00,0x00 +001f04 00000000 DCB 0x00,0x00,0x00,0x00 +001f08 00000000 DCB 0x00,0x00,0x00,0x00 +001f0c 00000000 DCB 0x00,0x00,0x00,0x00 +001f10 00000039 DCB 0x00,0x00,0x00,0x39 +001f14 00026f15 DCB 0x00,0x02,0x6f,0x15 +001f18 390010cd DCB 0x39,0x00,0x10,0xcd +001f1c 00000000 DCB 0x00,0x00,0x00,0x00 +001f20 00000000 DCB 0x00,0x00,0x00,0x00 +001f24 00000000 DCB 0x00,0x00,0x00,0x00 +001f28 00000039 DCB 0x00,0x00,0x00,0x39 +001f2c 00026f24 DCB 0x00,0x02,0x6f,0x24 +001f30 390008cd DCB 0x39,0x00,0x08,0xcd +001f34 00000000 DCB 0x00,0x00,0x00,0x00 +001f38 00000039 DCB 0x00,0x00,0x00,0x39 +001f3c 00026f00 DCB 0x00,0x02,0x6f,0x00 +001f40 390016ce DCB 0x39,0x00,0x16,0xce +001f44 00000000 DCB 0x00,0x00,0x00,0x00 +001f48 00000000 DCB 0x00,0x00,0x00,0x00 +001f4c 00000000 DCB 0x00,0x00,0x00,0x00 +001f50 00000000 DCB 0x00,0x00,0x00,0x00 +001f54 00000000 DCB 0x00,0x00,0x00,0x00 +001f58 00390002 DCB 0x00,0x39,0x00,0x02 +001f5c 6f153900 DCB 0x6f,0x15,0x39,0x00 +001f60 10ce0000 DCB 0x10,0xce,0x00,0x00 +001f64 00000000 DCB 0x00,0x00,0x00,0x00 +001f68 00000000 DCB 0x00,0x00,0x00,0x00 +001f6c 00000000 DCB 0x00,0x00,0x00,0x00 +001f70 00390002 DCB 0x00,0x39,0x00,0x02 +001f74 6f243900 DCB 0x6f,0x24,0x39,0x00 +001f78 08ce0000 DCB 0x08,0xce,0x00,0x00 +001f7c 00000000 DCB 0x00,0x00,0x00,0x00 +001f80 00390002 DCB 0x00,0x39,0x00,0x02 +001f84 6f003900 DCB 0x6f,0x00,0x39,0x00 +001f88 16cf0000 DCB 0x16,0xcf,0x00,0x00 +001f8c 00000000 DCB 0x00,0x00,0x00,0x00 +001f90 00000000 DCB 0x00,0x00,0x00,0x00 +001f94 00000000 DCB 0x00,0x00,0x00,0x00 +001f98 00000000 DCB 0x00,0x00,0x00,0x00 +001f9c 00000039 DCB 0x00,0x00,0x00,0x39 +001fa0 00026f15 DCB 0x00,0x02,0x6f,0x15 +001fa4 390010cf DCB 0x39,0x00,0x10,0xcf +001fa8 00000000 DCB 0x00,0x00,0x00,0x00 +001fac 00000000 DCB 0x00,0x00,0x00,0x00 +001fb0 00000000 DCB 0x00,0x00,0x00,0x00 +001fb4 00000039 DCB 0x00,0x00,0x00,0x39 +001fb8 00026f24 DCB 0x00,0x02,0x6f,0x24 +001fbc 390008cf DCB 0x39,0x00,0x08,0xcf +001fc0 00000000 DCB 0x00,0x00,0x00,0x00 +001fc4 00000039 DCB 0x00,0x00,0x00,0x39 +001fc8 00026f00 DCB 0x00,0x02,0x6f,0x00 +001fcc 390016d0 DCB 0x39,0x00,0x16,0xd0 +001fd0 00000000 DCB 0x00,0x00,0x00,0x00 +001fd4 00000000 DCB 0x00,0x00,0x00,0x00 +001fd8 00000000 DCB 0x00,0x00,0x00,0x00 +001fdc 00000000 DCB 0x00,0x00,0x00,0x00 +001fe0 00000000 DCB 0x00,0x00,0x00,0x00 +001fe4 00390002 DCB 0x00,0x39,0x00,0x02 +001fe8 6f153900 DCB 0x6f,0x15,0x39,0x00 +001fec 10d00000 DCB 0x10,0xd0,0x00,0x00 +001ff0 00000000 DCB 0x00,0x00,0x00,0x00 +001ff4 00000000 DCB 0x00,0x00,0x00,0x00 +001ff8 00000000 DCB 0x00,0x00,0x00,0x00 +001ffc 00390002 DCB 0x00,0x39,0x00,0x02 +002000 6f243900 DCB 0x6f,0x24,0x39,0x00 +002004 08d00000 DCB 0x08,0xd0,0x00,0x00 +002008 00000000 DCB 0x00,0x00,0x00,0x00 +00200c 00390002 DCB 0x00,0x39,0x00,0x02 +002010 6f003900 DCB 0x6f,0x00,0x39,0x00 +002014 16d10000 DCB 0x16,0xd1,0x00,0x00 +002018 00000000 DCB 0x00,0x00,0x00,0x00 +00201c 00000000 DCB 0x00,0x00,0x00,0x00 +002020 00000000 DCB 0x00,0x00,0x00,0x00 +002024 00000000 DCB 0x00,0x00,0x00,0x00 +002028 00000039 DCB 0x00,0x00,0x00,0x39 +00202c 00026f15 DCB 0x00,0x02,0x6f,0x15 +002030 390010d1 DCB 0x39,0x00,0x10,0xd1 +002034 00000000 DCB 0x00,0x00,0x00,0x00 +002038 00000000 DCB 0x00,0x00,0x00,0x00 +00203c 00000000 DCB 0x00,0x00,0x00,0x00 +002040 00000039 DCB 0x00,0x00,0x00,0x39 +002044 00026f24 DCB 0x00,0x02,0x6f,0x24 +002048 390008d1 DCB 0x39,0x00,0x08,0xd1 +00204c 00000000 DCB 0x00,0x00,0x00,0x00 +002050 00000039 DCB 0x00,0x00,0x00,0x39 +002054 00026f00 DCB 0x00,0x02,0x6f,0x00 +002058 390016d2 DCB 0x39,0x00,0x16,0xd2 +00205c 00000000 DCB 0x00,0x00,0x00,0x00 +002060 00000000 DCB 0x00,0x00,0x00,0x00 +002064 00000000 DCB 0x00,0x00,0x00,0x00 +002068 00000000 DCB 0x00,0x00,0x00,0x00 +00206c 00000000 DCB 0x00,0x00,0x00,0x00 +002070 00390002 DCB 0x00,0x39,0x00,0x02 +002074 6f153900 DCB 0x6f,0x15,0x39,0x00 +002078 10d20000 DCB 0x10,0xd2,0x00,0x00 +00207c 00000000 DCB 0x00,0x00,0x00,0x00 +002080 00000000 DCB 0x00,0x00,0x00,0x00 +002084 00000000 DCB 0x00,0x00,0x00,0x00 +002088 00390002 DCB 0x00,0x39,0x00,0x02 +00208c 6f243900 DCB 0x6f,0x24,0x39,0x00 +002090 08d20000 DCB 0x08,0xd2,0x00,0x00 +002094 00000000 DCB 0x00,0x00,0x00,0x00 +002098 00390002 DCB 0x00,0x39,0x00,0x02 +00209c 6f003900 DCB 0x6f,0x00,0x39,0x00 +0020a0 16d30000 DCB 0x16,0xd3,0x00,0x00 +0020a4 00000000 DCB 0x00,0x00,0x00,0x00 +0020a8 00000000 DCB 0x00,0x00,0x00,0x00 +0020ac 00000000 DCB 0x00,0x00,0x00,0x00 +0020b0 00000000 DCB 0x00,0x00,0x00,0x00 +0020b4 00000039 DCB 0x00,0x00,0x00,0x39 +0020b8 00026f15 DCB 0x00,0x02,0x6f,0x15 +0020bc 390010d3 DCB 0x39,0x00,0x10,0xd3 +0020c0 00000000 DCB 0x00,0x00,0x00,0x00 +0020c4 00000000 DCB 0x00,0x00,0x00,0x00 +0020c8 00000000 DCB 0x00,0x00,0x00,0x00 +0020cc 00000039 DCB 0x00,0x00,0x00,0x39 +0020d0 00026f24 DCB 0x00,0x02,0x6f,0x24 +0020d4 390008d3 DCB 0x39,0x00,0x08,0xd3 +0020d8 00000000 DCB 0x00,0x00,0x00,0x00 +0020dc 00000039 DCB 0x00,0x00,0x00,0x39 +0020e0 00026f00 DCB 0x00,0x02,0x6f,0x00 +0020e4 390016d4 DCB 0x39,0x00,0x16,0xd4 +0020e8 00000000 DCB 0x00,0x00,0x00,0x00 +0020ec 00000000 DCB 0x00,0x00,0x00,0x00 +0020f0 00000000 DCB 0x00,0x00,0x00,0x00 +0020f4 00000000 DCB 0x00,0x00,0x00,0x00 +0020f8 00000000 DCB 0x00,0x00,0x00,0x00 +0020fc 00390002 DCB 0x00,0x39,0x00,0x02 +002100 6f153900 DCB 0x6f,0x15,0x39,0x00 +002104 10d40000 DCB 0x10,0xd4,0x00,0x00 +002108 00000000 DCB 0x00,0x00,0x00,0x00 +00210c 00000000 DCB 0x00,0x00,0x00,0x00 +002110 00000000 DCB 0x00,0x00,0x00,0x00 +002114 00390002 DCB 0x00,0x39,0x00,0x02 +002118 6f243900 DCB 0x6f,0x24,0x39,0x00 +00211c 08d40000 DCB 0x08,0xd4,0x00,0x00 +002120 00000000 DCB 0x00,0x00,0x00,0x00 +002124 00390002 DCB 0x00,0x39,0x00,0x02 +002128 6f003900 DCB 0x6f,0x00,0x39,0x00 +00212c 16d50000 DCB 0x16,0xd5,0x00,0x00 +002130 00000000 DCB 0x00,0x00,0x00,0x00 +002134 00000000 DCB 0x00,0x00,0x00,0x00 +002138 00000000 DCB 0x00,0x00,0x00,0x00 +00213c 00000000 DCB 0x00,0x00,0x00,0x00 +002140 00000039 DCB 0x00,0x00,0x00,0x39 +002144 00026f15 DCB 0x00,0x02,0x6f,0x15 +002148 390010d5 DCB 0x39,0x00,0x10,0xd5 +00214c 00000000 DCB 0x00,0x00,0x00,0x00 +002150 00000000 DCB 0x00,0x00,0x00,0x00 +002154 00000000 DCB 0x00,0x00,0x00,0x00 +002158 00000039 DCB 0x00,0x00,0x00,0x39 +00215c 00026f24 DCB 0x00,0x02,0x6f,0x24 +002160 390008d5 DCB 0x39,0x00,0x08,0xd5 +002164 00000000 DCB 0x00,0x00,0x00,0x00 +002168 00000039 DCB 0x00,0x00,0x00,0x39 +00216c 00026f00 DCB 0x00,0x02,0x6f,0x00 +002170 390016d6 DCB 0x39,0x00,0x16,0xd6 +002174 00000000 DCB 0x00,0x00,0x00,0x00 +002178 00000000 DCB 0x00,0x00,0x00,0x00 +00217c 00000000 DCB 0x00,0x00,0x00,0x00 +002180 00000000 DCB 0x00,0x00,0x00,0x00 +002184 00000000 DCB 0x00,0x00,0x00,0x00 +002188 00390002 DCB 0x00,0x39,0x00,0x02 +00218c 6f153900 DCB 0x6f,0x15,0x39,0x00 +002190 10d60000 DCB 0x10,0xd6,0x00,0x00 +002194 00000000 DCB 0x00,0x00,0x00,0x00 +002198 00000000 DCB 0x00,0x00,0x00,0x00 +00219c 00000000 DCB 0x00,0x00,0x00,0x00 +0021a0 00390002 DCB 0x00,0x39,0x00,0x02 +0021a4 6f243900 DCB 0x6f,0x24,0x39,0x00 +0021a8 08d60000 DCB 0x08,0xd6,0x00,0x00 +0021ac 00000000 DCB 0x00,0x00,0x00,0x00 +0021b0 00390002 DCB 0x00,0x39,0x00,0x02 +0021b4 6f003900 DCB 0x6f,0x00,0x39,0x00 +0021b8 16d70000 DCB 0x16,0xd7,0x00,0x00 +0021bc 00000000 DCB 0x00,0x00,0x00,0x00 +0021c0 00000000 DCB 0x00,0x00,0x00,0x00 +0021c4 00000000 DCB 0x00,0x00,0x00,0x00 +0021c8 00000000 DCB 0x00,0x00,0x00,0x00 +0021cc 00000039 DCB 0x00,0x00,0x00,0x39 +0021d0 00026f15 DCB 0x00,0x02,0x6f,0x15 +0021d4 390010d7 DCB 0x39,0x00,0x10,0xd7 +0021d8 00000000 DCB 0x00,0x00,0x00,0x00 +0021dc 00000000 DCB 0x00,0x00,0x00,0x00 +0021e0 00000000 DCB 0x00,0x00,0x00,0x00 +0021e4 00000039 DCB 0x00,0x00,0x00,0x39 +0021e8 00026f24 DCB 0x00,0x02,0x6f,0x24 +0021ec 390008d7 DCB 0x39,0x00,0x08,0xd7 +0021f0 00000000 DCB 0x00,0x00,0x00,0x00 +0021f4 00000039 DCB 0x00,0x00,0x00,0x39 +0021f8 00026f00 DCB 0x00,0x02,0x6f,0x00 +0021fc 390016d8 DCB 0x39,0x00,0x16,0xd8 +002200 00000000 DCB 0x00,0x00,0x00,0x00 +002204 00000000 DCB 0x00,0x00,0x00,0x00 +002208 00000000 DCB 0x00,0x00,0x00,0x00 +00220c 00000000 DCB 0x00,0x00,0x00,0x00 +002210 00000000 DCB 0x00,0x00,0x00,0x00 +002214 00390002 DCB 0x00,0x39,0x00,0x02 +002218 6f153900 DCB 0x6f,0x15,0x39,0x00 +00221c 10d80000 DCB 0x10,0xd8,0x00,0x00 +002220 00000000 DCB 0x00,0x00,0x00,0x00 +002224 00000000 DCB 0x00,0x00,0x00,0x00 +002228 00000000 DCB 0x00,0x00,0x00,0x00 +00222c 00390002 DCB 0x00,0x39,0x00,0x02 +002230 6f243900 DCB 0x6f,0x24,0x39,0x00 +002234 08d80000 DCB 0x08,0xd8,0x00,0x00 +002238 00000000 DCB 0x00,0x00,0x00,0x00 +00223c 00390006 DCB 0x00,0x39,0x00,0x06 +002240 f055aa52 DCB 0xf0,0x55,0xaa,0x52 +002244 08083900 DCB 0x08,0x08,0x39,0x00 +002248 11b60ffe DCB 0x11,0xb6,0x0f,0xfe +00224c 0ffe0ffe DCB 0x0f,0xfe,0x0f,0xfe +002250 0ffe0ffe DCB 0x0f,0xfe,0x0f,0xfe +002254 0ffe0ffe DCB 0x0f,0xfe,0x0f,0xfe +002258 0ffe3900 DCB 0x0f,0xfe,0x39,0x00 +00225c 026f1039 DCB 0x02,0x6f,0x10,0x39 +002260 0011b60f DCB 0x00,0x11,0xb6,0x0f +002264 fe0ffe0f DCB 0xfe,0x0f,0xfe,0x0f +002268 fe0ffe0f DCB 0xfe,0x0f,0xfe,0x0f +00226c fe0ffe0f DCB 0xfe,0x0f,0xfe,0x0f +002270 fe0ffe39 DCB 0xfe,0x0f,0xfe,0x39 +002274 00026f20 DCB 0x00,0x02,0x6f,0x20 +002278 390007b6 DCB 0x39,0x00,0x07,0xb6 +00227c 0ffe0ffe DCB 0x0f,0xfe,0x0f,0xfe +002280 0ffe3900 DCB 0x0f,0xfe,0x39,0x00 +002284 11b70800 DCB 0x11,0xb7,0x08,0x00 +002288 08000800 DCB 0x08,0x00,0x08,0x00 +00228c 08000800 DCB 0x08,0x00,0x08,0x00 +002290 08000800 DCB 0x08,0x00,0x08,0x00 +002294 08003900 DCB 0x08,0x00,0x39,0x00 +002298 026f1039 DCB 0x02,0x6f,0x10,0x39 +00229c 0011b708 DCB 0x00,0x11,0xb7,0x08 +0022a0 00080008 DCB 0x00,0x08,0x00,0x08 +0022a4 00080008 DCB 0x00,0x08,0x00,0x08 +0022a8 00080008 DCB 0x00,0x08,0x00,0x08 +0022ac 00080039 DCB 0x00,0x08,0x00,0x39 +0022b0 00026f20 DCB 0x00,0x02,0x6f,0x20 +0022b4 390007b7 DCB 0x39,0x00,0x07,0xb7 +0022b8 08000800 DCB 0x08,0x00,0x08,0x00 +0022bc 08003900 DCB 0x08,0x00,0x39,0x00 +0022c0 11b80800 DCB 0x11,0xb8,0x08,0x00 +0022c4 08000800 DCB 0x08,0x00,0x08,0x00 +0022c8 08000800 DCB 0x08,0x00,0x08,0x00 +0022cc 08000800 DCB 0x08,0x00,0x08,0x00 +0022d0 08003900 DCB 0x08,0x00,0x39,0x00 +0022d4 026f1039 DCB 0x02,0x6f,0x10,0x39 +0022d8 0011b808 DCB 0x00,0x11,0xb8,0x08 +0022dc 00080008 DCB 0x00,0x08,0x00,0x08 +0022e0 00080008 DCB 0x00,0x08,0x00,0x08 +0022e4 00080008 DCB 0x00,0x08,0x00,0x08 +0022e8 00080039 DCB 0x00,0x08,0x00,0x39 +0022ec 00026f20 DCB 0x00,0x02,0x6f,0x20 +0022f0 390007b8 DCB 0x39,0x00,0x07,0xb8 +0022f4 08000800 DCB 0x08,0x00,0x08,0x00 +0022f8 08003900 DCB 0x08,0x00,0x39,0x00 +0022fc 11b90101 DCB 0x11,0xb9,0x01,0x01 +002300 00910038 DCB 0x00,0x91,0x00,0x38 +002304 60000000 DCB 0x60,0x00,0x00,0x00 +002308 a6000000 DCB 0xa6,0x00,0x00,0x00 +00230c 00003900 DCB 0x00,0x00,0x39,0x00 +002310 026f1039 DCB 0x02,0x6f,0x10,0x39 +002314 0011b900 DCB 0x00,0x11,0xb9,0x00 +002318 00000001 DCB 0x00,0x00,0x00,0x01 +00231c 0005000c DCB 0x00,0x05,0x00,0x0c +002320 001f0044 DCB 0x00,0x1f,0x00,0x44 +002324 00860039 DCB 0x00,0x86,0x00,0x39 +002328 00026f20 DCB 0x00,0x02,0x6f,0x20 +00232c 390011b9 DCB 0x39,0x00,0x11,0xb9 +002330 f501b302 DCB 0xf5,0x01,0xb3,0x02 +002334 d7041c05 DCB 0xd7,0x04,0x1c,0x05 +002338 6106a607 DCB 0x61,0x06,0xa6,0x07 +00233c eb000000 DCB 0xeb,0x00,0x00,0x00 +002340 3900026f DCB 0x39,0x00,0x02,0x6f +002344 30390011 DCB 0x30,0x39,0x00,0x11 +002348 b9000000 DCB 0xb9,0x00,0x00,0x00 +00234c 00010002 DCB 0x00,0x01,0x00,0x02 +002350 0005000c DCB 0x00,0x05,0x00,0x0c +002354 0018002c DCB 0x00,0x18,0x00,0x2c +002358 00390002 DCB 0x00,0x39,0x00,0x02 +00235c 6f403900 DCB 0x6f,0x40,0x39,0x00 +002360 11b94f00 DCB 0x11,0xb9,0x4f,0x00 +002364 ad012701 DCB 0xad,0x01,0x27,0x01 +002368 a1021b02 DCB 0xa1,0x02,0x1b,0x02 +00236c 95030f03 DCB 0x95,0x03,0x0f,0x03 +002370 89003900 DCB 0x89,0x00,0x39,0x00 +002374 026f5039 DCB 0x02,0x6f,0x50,0x39 +002378 0011b900 DCB 0x00,0x11,0xb9,0x00 +00237c 00000000 DCB 0x00,0x00,0x00,0x00 +002380 00000000 DCB 0x00,0x00,0x00,0x00 +002384 0002000d DCB 0x00,0x02,0x00,0x0d +002388 001d0039 DCB 0x00,0x1d,0x00,0x39 +00238c 00026f60 DCB 0x00,0x02,0x6f,0x60 +002390 390011b9 DCB 0x39,0x00,0x11,0xb9 +002394 48009d01 DCB 0x48,0x00,0x9d,0x01 +002398 34023203 DCB 0x34,0x02,0x32,0x03 +00239c e405f608 DCB 0xe4,0x05,0xf6,0x08 +0023a0 f10bec0e DCB 0xf1,0x0b,0xec,0x0e +0023a4 3900026f DCB 0x39,0x00,0x02,0x6f +0023a8 70390011 DCB 0x70,0x39,0x00,0x11 +0023ac b9e703d0 DCB 0xb9,0xe7,0x03,0xd0 +0023b0 b0e00a80 DCB 0xb0,0xe0,0x0a,0x80 +0023b4 80827d7b DCB 0x80,0x82,0x7d,0x7b +0023b8 79777270 DCB 0x79,0x77,0x72,0x70 +0023bc 80390002 DCB 0x80,0x39,0x00,0x02 +0023c0 6f803900 DCB 0x6f,0x80,0x39,0x00 +0023c4 11b98080 DCB 0x11,0xb9,0x80,0x80 +0023c8 7d7e7b7b DCB 0x7d,0x7e,0x7b,0x7b +0023cc 77738080 DCB 0x77,0x73,0x80,0x80 +0023d0 8281807f DCB 0x82,0x81,0x80,0x7f +0023d4 7e7b3900 DCB 0x7e,0x7b,0x39,0x00 +0023d8 026f9039 DCB 0x02,0x6f,0x90,0x39 +0023dc 0011b978 DCB 0x00,0x11,0xb9,0x78 +0023e0 80808182 DCB 0x80,0x80,0x81,0x82 +0023e4 8282817f DCB 0x82,0x82,0x81,0x7f +0023e8 7c808080 DCB 0x7c,0x80,0x80,0x80 +0023ec 83868639 DCB 0x83,0x86,0x86,0x39 +0023f0 00026fa0 DCB 0x00,0x02,0x6f,0xa0 +0023f4 390011b9 DCB 0x39,0x00,0x11,0xb9 +0023f8 85817d80 DCB 0x85,0x81,0x7d,0x80 +0023fc 80828184 DCB 0x80,0x82,0x81,0x84 +002400 85878588 DCB 0x85,0x87,0x85,0x88 +002404 8080818b DCB 0x80,0x80,0x81,0x8b +002408 3900026f DCB 0x39,0x00,0x02,0x6f +00240c b0390011 DCB 0xb0,0x39,0x00,0x11 +002410 b9888a8c DCB 0xb9,0x88,0x8a,0x8c +002414 8d8e8080 DCB 0x8d,0x8e,0x80,0x80 +002418 84878a8c DCB 0x84,0x87,0x8a,0x8c +00241c 8f909180 DCB 0x8f,0x90,0x91,0x80 +002420 80390002 DCB 0x80,0x39,0x00,0x02 +002424 6fc03900 DCB 0x6f,0xc0,0x39,0x00 +002428 11b98487 DCB 0x11,0xb9,0x84,0x87 +00242c 8a8d9191 DCB 0x8a,0x8d,0x91,0x91 +002430 92808085 DCB 0x92,0x80,0x80,0x85 +002434 888d8f8f DCB 0x88,0x8d,0x8f,0x8f +002438 95963900 DCB 0x95,0x96,0x39,0x00 +00243c 026fd039 DCB 0x02,0x6f,0xd0,0x39 +002440 0011b980 DCB 0x00,0x11,0xb9,0x80 +002444 807a736e DCB 0x80,0x7a,0x73,0x6e +002448 6966605d DCB 0x69,0x66,0x60,0x5d +00244c 80808080 DCB 0x80,0x80,0x80,0x80 +002450 76747039 DCB 0x76,0x74,0x70,0x39 +002454 00026fe0 DCB 0x00,0x02,0x6f,0xe0 +002458 390011b9 DCB 0x39,0x00,0x11,0xb9 +00245c 6c6a8080 DCB 0x6c,0x6a,0x80,0x80 +002460 817f7f7c DCB 0x81,0x7f,0x7f,0x7c +002464 7b767380 DCB 0x7b,0x76,0x73,0x80 +002468 80838383 DCB 0x80,0x83,0x83,0x83 +00246c 3900026f DCB 0x39,0x00,0x02,0x6f +002470 f039000e DCB 0xf0,0x39,0x00,0x0e +002474 b982827f DCB 0xb9,0x82,0x82,0x7f +002478 7c808082 DCB 0x7c,0x80,0x80,0x82 +00247c 84858487 DCB 0x84,0x85,0x84,0x87 +002480 83803900 DCB 0x83,0x80,0x39,0x00 +002484 11ba0200 DCB 0x11,0xba,0x02,0x00 +002488 02000200 DCB 0x02,0x00,0x02,0x00 +00248c 02000200 DCB 0x02,0x00,0x02,0x00 +002490 02000200 DCB 0x02,0x00,0x02,0x00 +002494 02003900 DCB 0x02,0x00,0x39,0x00 +002498 026f1039 DCB 0x02,0x6f,0x10,0x39 +00249c 0011ba02 DCB 0x00,0x11,0xba,0x02 +0024a0 00020002 DCB 0x00,0x02,0x00,0x02 +0024a4 00020002 DCB 0x00,0x02,0x00,0x02 +0024a8 00020002 DCB 0x00,0x02,0x00,0x02 +0024ac 00020039 DCB 0x00,0x02,0x00,0x39 +0024b0 00026f20 DCB 0x00,0x02,0x6f,0x20 +0024b4 390011ba DCB 0x39,0x00,0x11,0xba +0024b8 02000200 DCB 0x02,0x00,0x02,0x00 +0024bc 02000200 DCB 0x02,0x00,0x02,0x00 +0024c0 02000200 DCB 0x02,0x00,0x02,0x00 +0024c4 02000200 DCB 0x02,0x00,0x02,0x00 +0024c8 3900026f DCB 0x39,0x00,0x02,0x6f +0024cc 30390011 DCB 0x30,0x39,0x00,0x11 +0024d0 ba020002 DCB 0xba,0x02,0x00,0x02 +0024d4 00020002 DCB 0x00,0x02,0x00,0x02 +0024d8 00020002 DCB 0x00,0x02,0x00,0x02 +0024dc 00020002 DCB 0x00,0x02,0x00,0x02 +0024e0 00390002 DCB 0x00,0x39,0x00,0x02 +0024e4 6f403900 DCB 0x6f,0x40,0x39,0x00 +0024e8 11ba0200 DCB 0x11,0xba,0x02,0x00 +0024ec 02000200 DCB 0x02,0x00,0x02,0x00 +0024f0 02000200 DCB 0x02,0x00,0x02,0x00 +0024f4 02000200 DCB 0x02,0x00,0x02,0x00 +0024f8 02003900 DCB 0x02,0x00,0x39,0x00 +0024fc 026f5039 DCB 0x02,0x6f,0x50,0x39 +002500 0011ba02 DCB 0x00,0x11,0xba,0x02 +002504 00020002 DCB 0x00,0x02,0x00,0x02 +002508 00020002 DCB 0x00,0x02,0x00,0x02 +00250c 00020002 DCB 0x00,0x02,0x00,0x02 +002510 00020039 DCB 0x00,0x02,0x00,0x39 +002514 00026f60 DCB 0x00,0x02,0x6f,0x60 +002518 390011ba DCB 0x39,0x00,0x11,0xba +00251c 02000200 DCB 0x02,0x00,0x02,0x00 +002520 02000200 DCB 0x02,0x00,0x02,0x00 +002524 05d10800 DCB 0x05,0xd1,0x08,0x00 +002528 08000800 DCB 0x08,0x00,0x08,0x00 +00252c 3900026f DCB 0x39,0x00,0x02,0x6f +002530 70390011 DCB 0x70,0x39,0x00,0x11 +002534 ba080008 DCB 0xba,0x08,0x00,0x08 +002538 00080008 DCB 0x00,0x08,0x00,0x08 +00253c 00080008 DCB 0x00,0x08,0x00,0x08 +002540 00080008 DCB 0x00,0x08,0x00,0x08 +002544 00390002 DCB 0x00,0x39,0x00,0x02 +002548 6f803900 DCB 0x6f,0x80,0x39,0x00 +00254c 11ba0800 DCB 0x11,0xba,0x08,0x00 +002550 053e0736 DCB 0x05,0x3e,0x07,0x36 +002554 07360736 DCB 0x07,0x36,0x07,0x36 +002558 07360736 DCB 0x07,0x36,0x07,0x36 +00255c 07363900 DCB 0x07,0x36,0x39,0x00 +002560 026f9039 DCB 0x02,0x6f,0x90,0x39 +002564 0011ba07 DCB 0x00,0x11,0xba,0x07 +002568 36073608 DCB 0x36,0x07,0x36,0x08 +00256c 00080008 DCB 0x00,0x08,0x00,0x08 +002570 00080005 DCB 0x00,0x08,0x00,0x05 +002574 3e073639 DCB 0x3e,0x07,0x36,0x39 +002578 00026fa0 DCB 0x00,0x02,0x6f,0xa0 +00257c 390011ba DCB 0x39,0x00,0x11,0xba +002580 07360736 DCB 0x07,0x36,0x07,0x36 +002584 07360736 DCB 0x07,0x36,0x07,0x36 +002588 07360736 DCB 0x07,0x36,0x07,0x36 +00258c 07360800 DCB 0x07,0x36,0x08,0x00 +002590 3900026f DCB 0x39,0x00,0x02,0x6f +002594 b0390011 DCB 0xb0,0x39,0x00,0x11 +002598 ba080008 DCB 0xba,0x08,0x00,0x08 +00259c 00080005 DCB 0x00,0x08,0x00,0x05 +0025a0 d1080008 DCB 0xd1,0x08,0x00,0x08 +0025a4 00080008 DCB 0x00,0x08,0x00,0x08 +0025a8 00390002 DCB 0x00,0x39,0x00,0x02 +0025ac 6fc03900 DCB 0x6f,0xc0,0x39,0x00 +0025b0 11ba0800 DCB 0x11,0xba,0x08,0x00 +0025b4 08000800 DCB 0x08,0x00,0x08,0x00 +0025b8 08000800 DCB 0x08,0x00,0x08,0x00 +0025bc 08000800 DCB 0x08,0x00,0x08,0x00 +0025c0 08003900 DCB 0x08,0x00,0x39,0x00 +0025c4 026fd039 DCB 0x02,0x6f,0xd0,0x39 +0025c8 0011ba08 DCB 0x00,0x11,0xba,0x08 +0025cc 00080008 DCB 0x00,0x08,0x00,0x08 +0025d0 00080008 DCB 0x00,0x08,0x00,0x08 +0025d4 00080008 DCB 0x00,0x08,0x00,0x08 +0025d8 00080039 DCB 0x00,0x08,0x00,0x39 +0025dc 00026fe0 DCB 0x00,0x02,0x6f,0xe0 +0025e0 39000bba DCB 0x39,0x00,0x0b,0xba +0025e4 08000800 DCB 0x08,0x00,0x08,0x00 +0025e8 08000800 DCB 0x08,0x00,0x08,0x00 +0025ec 08003900 DCB 0x08,0x00,0x39,0x00 +0025f0 11bb012c DCB 0x11,0xbb,0x01,0x2c +0025f4 012c012c DCB 0x01,0x2c,0x01,0x2c +0025f8 012c012c DCB 0x01,0x2c,0x01,0x2c +0025fc 012c012c DCB 0x01,0x2c,0x01,0x2c +002600 012c3900 DCB 0x01,0x2c,0x39,0x00 +002604 026f1039 DCB 0x02,0x6f,0x10,0x39 +002608 0011bb01 DCB 0x00,0x11,0xbb,0x01 +00260c 2c010001 DCB 0x2c,0x01,0x00,0x01 +002610 00010001 DCB 0x00,0x01,0x00,0x01 +002614 00012c01 DCB 0x00,0x01,0x2c,0x01 +002618 2c012c39 DCB 0x2c,0x01,0x2c,0x39 +00261c 00026f20 DCB 0x00,0x02,0x6f,0x20 +002620 390011bb DCB 0x39,0x00,0x11,0xbb +002624 012c012c DCB 0x01,0x2c,0x01,0x2c +002628 012c012c DCB 0x01,0x2c,0x01,0x2c +00262c 012c012c DCB 0x01,0x2c,0x01,0x2c +002630 01000100 DCB 0x01,0x00,0x01,0x00 +002634 3900026f DCB 0x39,0x00,0x02,0x6f +002638 30390011 DCB 0x30,0x39,0x00,0x11 +00263c bb010001 DCB 0xbb,0x01,0x00,0x01 +002640 00012c01 DCB 0x00,0x01,0x2c,0x01 +002644 2c012c01 DCB 0x2c,0x01,0x2c,0x01 +002648 2c012c01 DCB 0x2c,0x01,0x2c,0x01 +00264c 2c390002 DCB 0x2c,0x39,0x00,0x02 +002650 6f403900 DCB 0x6f,0x40,0x39,0x00 +002654 11bb012c DCB 0x11,0xbb,0x01,0x2c +002658 012c012c DCB 0x01,0x2c,0x01,0x2c +00265c 01000100 DCB 0x01,0x00,0x01,0x00 +002660 01000100 DCB 0x01,0x00,0x01,0x00 +002664 012c3900 DCB 0x01,0x2c,0x39,0x00 +002668 026f5039 DCB 0x02,0x6f,0x50,0x39 +00266c 0011bb01 DCB 0x00,0x11,0xbb,0x01 +002670 2c012c01 DCB 0x2c,0x01,0x2c,0x01 +002674 2c012c01 DCB 0x2c,0x01,0x2c,0x01 +002678 2c012c01 DCB 0x2c,0x01,0x2c,0x01 +00267c 2c012c39 DCB 0x2c,0x01,0x2c,0x39 +002680 00026f60 DCB 0x00,0x02,0x6f,0x60 +002684 390011bb DCB 0x39,0x00,0x11,0xbb +002688 01000100 DCB 0x01,0x00,0x01,0x00 +00268c 01000100 DCB 0x01,0x00,0x01,0x00 +002690 01000100 DCB 0x01,0x00,0x01,0x00 +002694 01000100 DCB 0x01,0x00,0x01,0x00 +002698 3900026f DCB 0x39,0x00,0x02,0x6f +00269c 70390011 DCB 0x70,0x39,0x00,0x11 +0026a0 bb010001 DCB 0xbb,0x01,0x00,0x01 +0026a4 00010001 DCB 0x00,0x01,0x00,0x01 +0026a8 00010001 DCB 0x00,0x01,0x00,0x01 +0026ac 00010001 DCB 0x00,0x01,0x00,0x01 +0026b0 00390002 DCB 0x00,0x39,0x00,0x02 +0026b4 6f803900 DCB 0x6f,0x80,0x39,0x00 +0026b8 11bb0100 DCB 0x11,0xbb,0x01,0x00 +0026bc 08000000 DCB 0x08,0x00,0x00,0x00 +0026c0 00000000 DCB 0x00,0x00,0x00,0x00 +0026c4 00000000 DCB 0x00,0x00,0x00,0x00 +0026c8 00003900 DCB 0x00,0x00,0x39,0x00 +0026cc 026f9039 DCB 0x02,0x6f,0x90,0x39 +0026d0 0011bb00 DCB 0x00,0x11,0xbb,0x00 +0026d4 00000000 DCB 0x00,0x00,0x00,0x00 +0026d8 00000000 DCB 0x00,0x00,0x00,0x00 +0026dc 00000000 DCB 0x00,0x00,0x00,0x00 +0026e0 10101039 DCB 0x10,0x10,0x10,0x39 +0026e4 00026fa0 DCB 0x00,0x02,0x6f,0xa0 +0026e8 390005bb DCB 0x39,0x00,0x05,0xbb +0026ec 80808000 DCB 0x80,0x80,0x80,0x00 +0026f0 390002ee DCB 0x39,0x00,0x02,0xee +0026f4 05390005 DCB 0x05,0x39,0x00,0x05 +0026f8 ffaa55a5 DCB 0xff,0xaa,0x55,0xa5 +0026fc 80390002 DCB 0x80,0x39,0x00,0x02 +002700 6f1d3900 DCB 0x6f,0x1d,0x39,0x00 +002704 02f20539 DCB 0x02,0xf2,0x05,0x39 +002708 00053b00 DCB 0x00,0x05,0x3b,0x00 +00270c 14001239 DCB 0x14,0x00,0x12,0x39 +002710 00020301 DCB 0x00,0x02,0x03,0x01 +002714 39000290 DCB 0x39,0x00,0x02,0x90 +002718 02390013 DCB 0x02,0x39,0x00,0x13 +00271c 91892800 DCB 0x91,0x89,0x28,0x00 +002720 0cc20003 DCB 0x0c,0xc2,0x00,0x03 +002724 1c017e00 DCB 0x1c,0x01,0x7e,0x00 +002728 0f08bb04 DCB 0x0f,0x08,0xbb,0x04 +00272c 3d10f039 DCB 0x3d,0x10,0xf0,0x39 +002730 00012c39 DCB 0x00,0x01,0x2c,0x39 +002734 00055107 DCB 0x00,0x05,0x51,0x07 +002738 ff0fff39 DCB 0xff,0x0f,0xff,0x39 +00273c 00025320 DCB 0x00,0x02,0x53,0x20 +002740 39000135 DCB 0x39,0x00,0x01,0x35 +002744 3900052a DCB 0x39,0x00,0x05,0x2a +002748 00000437 DCB 0x00,0x00,0x04,0x37 +00274c 3900052b DCB 0x39,0x00,0x05,0x2b +002750 0000095f DCB 0x00,0x00,0x09,0x5f +002754 3900022f DCB 0x39,0x00,0x02,0x2f +002758 01390006 DCB 0x01,0x39,0x00,0x06 +00275c f055aa52 DCB 0xf0,0x55,0xaa,0x52 +002760 08003900 DCB 0x08,0x00,0x39,0x00 +002764 02c077 DCB 0x02,0xc0,0x77 + + AREA ||.data||, DATA, ALIGN=2 + + g_calibration_flag +000000 00 DCB 0x00 + start_display_on +000001 01 DCB 0x01 + g_need_enter_sleep_mode +000002 00 DCB 0x00 + g_exit_sleep_mode +000003 00 DCB 0x00 + g_power_on_flag +000004 00 DCB 0x00 + g_en_adj_bl +000005 00 DCB 0x00 + panel_display_done +000006 00 DCB 0x00 + g_panel_display_cnt +000007 05 DCB 0x05 + phone_start_flag +000008 00 DCB 0x00 + phone_DisplayOFF_flag +000009 00 DCB 0x00 + flag_b1 +00000a 00 DCB 0x00 + flag_ca +00000b 00 DCB 0x00 + flag_te +00000c 00 DCB 0x00 + panel_mode +00000d 01 DCB 0x01 + cmd_0a_flag +00000e 0000 DCB 0x00,0x00 + phone_DisplayOFF_count +000010 0000 DCW 0x0000 + value_reg_ca +000012 0000 DCW 0x0000 + panel_r +000014 0000 DCB 0x00,0x00 + panel_g +000016 0000 DCB 0x00,0x00 + panel_b +000018 00000000 DCB 0x00,0x00,0x00,0x00 + g_rx_ctrl_handle + DCD 0x00000000 + g_tx_ctrl_handle + DCD 0x00000000 + value_reg_df + DCD 0x00000000 + + AREA ||area_number.25||, DATA, ALIGN=1 + + EXPORTAS ||area_number.25||, ||.data|| + value_reg_b1 +000000 0000 DCW 0x0000 + + AREA ||area_number.26||, DATA, ALIGN=1 + + EXPORTAS ||area_number.26||, ||.data|| + value_reg_ca_bak +000000 0000 DCW 0x0000 + + AREA ||area_number.27||, DATA, ALIGN=1 + + EXPORTAS ||area_number.27||, ||.data|| + value_reg_b1_bak +000000 0000 DCW 0x0000 + +;*** Start embedded assembler *** + +#line 1 "..\\..\\src\\app\\demo\\ap_demo.c" + AREA ||.rev16_text||, CODE + THUMB + EXPORT |__asm___9_ap_demo_c_c64640cd____REV16| +#line 467 "C:\\Users\\ASUS\\AppData\\Local\\Arm\\Packs\\ARM\\CMSIS\\5.5.1\\CMSIS\\Core\\Include\\cmsis_armcc.h" +|__asm___9_ap_demo_c_c64640cd____REV16| PROC +#line 468 + + rev16 r0, r0 + bx lr + ENDP + AREA ||.revsh_text||, CODE + THUMB + EXPORT |__asm___9_ap_demo_c_c64640cd____REVSH| +#line 482 +|__asm___9_ap_demo_c_c64640cd____REVSH| PROC +#line 483 + + revsh r0, r0 + bx lr + ENDP + +;*** End embedded assembler *** diff --git a/project/ISP_368/Listings/app_tp_for_custom_s8.txt b/project/ISP_368/Listings/app_tp_for_custom_s8.txt new file mode 100644 index 0000000..e69de29 diff --git a/project/ISP_368/Listings/app_tp_transfer.txt b/project/ISP_368/Listings/app_tp_transfer.txt new file mode 100644 index 0000000..745b460 --- /dev/null +++ b/project/ISP_368/Listings/app_tp_transfer.txt @@ -0,0 +1,1325 @@ +; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] +; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave --gnu -o.\objects\app_tp_transfer.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\app_tp_transfer.d --cpu=Cortex-M0 --apcs=interwork -O3 --diag_suppress=9931 -I..\..\src -I..\..\src\board -I..\..\src\common -I..\..\src\sdk\include -I..\..\src\app\demo -I..\..\src\sdk\include\M0 -I..\..\src\app -I..\..\src\app\module_demo -I..\..\src\app\touch -I..\..\src\app\S8 -I..\..\src\app\S9 -I..\CVWL368 -I.\RTE\_ISP_368 -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\Device\ARM\ARMCM0\Include -D__MICROLIB -D__UVISION_VERSION=528 -D_RTE_ -DARMCM0 -DISP_368 --omf_browse=.\objects\app_tp_transfer.crf ..\..\src\app\demo\app_tp_transfer.c] + THUMB + + AREA ||i.S20_Start_init||, CODE, READONLY, ALIGN=2 + + S20_Start_init PROC +;;;402 +;;;403 void S20_Start_init(void) +000000 b570 PUSH {r4-r6,lr} +;;;404 { +;;;405 uint8_t len=0; +;;;406 // if(phone_start_flag==1) +;;;407 { +;;;408 app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); +000002 4d46 LDR r5,|L1.284| +000004 2308 MOVS r3,#8 +000006 4a46 LDR r2,|L1.288| +000008 2101 MOVS r1,#1 +00000a 6828 LDR r0,[r5,#0] ; screen_reg_int_data +00000c f7fffffe BL app_tp_m_read + |L1.16| +;;;409 while(!hal_i2c_m_transfer_complate()); +000010 f7fffffe BL hal_i2c_m_transfer_complate +000014 2800 CMP r0,#0 +000016 d0fb BEQ |L1.16| +;;;410 delayMs(2); +000018 2002 MOVS r0,#2 +00001a f7fffffe BL delayMs +;;;411 while(!hal_gpio_get_input_data(g_screen_input_int_pad)) +00001e 4c41 LDR r4,|L1.292| +000020 e00c B |L1.60| + |L1.34| +;;;412 { +;;;413 app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); +000022 2308 MOVS r3,#8 +000024 4a3e LDR r2,|L1.288| +000026 2101 MOVS r1,#1 +000028 6828 LDR r0,[r5,#0] ; screen_reg_int_data +00002a f7fffffe BL app_tp_m_read + |L1.46| +;;;414 while(!hal_i2c_m_transfer_complate()); +00002e f7fffffe BL hal_i2c_m_transfer_complate +000032 2800 CMP r0,#0 +000034 d0fb BEQ |L1.46| +;;;415 delayMs(2); +000036 2002 MOVS r0,#2 +000038 f7fffffe BL delayMs + |L1.60| +00003c 7820 LDRB r0,[r4,#0] ;411 ; g_screen_input_int_pad +00003e f7fffffe BL hal_gpio_get_input_data +000042 2800 CMP r0,#0 ;411 +000044 d0ed BEQ |L1.34| +;;;416 } +;;;417 app_tp_m_write(MI10_PRO_screen_init_data1, sizeof(MI10_PRO_screen_init_data1));//0xA0,0x00,0x01 +000046 2103 MOVS r1,#3 +000048 4837 LDR r0,|L1.296| +00004a f7fffffe BL app_tp_m_write + |L1.78| +;;;418 while(!hal_i2c_m_transfer_complate()); +00004e f7fffffe BL hal_i2c_m_transfer_complate +000052 2800 CMP r0,#0 +000054 d0fb BEQ |L1.78| +;;;419 delayMs(1); +000056 2001 MOVS r0,#1 +000058 f7fffffe BL delayMs +;;;420 app_tp_m_write(MI10_PRO_screen_init_data2, sizeof(MI10_PRO_screen_init_data2));//0xA2,0x03,0x00,0x00,0x00,0x03 +00005c 4832 LDR r0,|L1.296| +00005e 2106 MOVS r1,#6 +000060 3020 ADDS r0,r0,#0x20 +000062 f7fffffe BL app_tp_m_write + |L1.102| +;;;421 while(!hal_i2c_m_transfer_complate()); +000066 f7fffffe BL hal_i2c_m_transfer_complate +00006a 2800 CMP r0,#0 +00006c d0fb BEQ |L1.102| +;;;422 delayMs(1); +00006e 2001 MOVS r0,#1 +000070 f7fffffe BL delayMs +;;;423 app_tp_m_write(MI10_PRO_screen_init_data3, sizeof(MI10_PRO_screen_init_data3));//0xA2,0x02,0x00 +000074 482c LDR r0,|L1.296| +000076 2103 MOVS r1,#3 +000078 1cc0 ADDS r0,r0,#3 +00007a f7fffffe BL app_tp_m_write + |L1.126| +;;;424 while(!hal_i2c_m_transfer_complate()); +00007e f7fffffe BL hal_i2c_m_transfer_complate +000082 2800 CMP r0,#0 +000084 d0fb BEQ |L1.126| +;;;425 delayMs(1); +000086 2001 MOVS r0,#1 +000088 f7fffffe BL delayMs +;;;426 app_tp_m_write(MI10_PRO_screen_init_data4, sizeof(MI10_PRO_screen_init_data4));//0xC0,0x07,0x01 +00008c 4826 LDR r0,|L1.296| +00008e 2103 MOVS r1,#3 +000090 1d80 ADDS r0,r0,#6 +000092 f7fffffe BL app_tp_m_write + |L1.150| +;;;427 while(!hal_i2c_m_transfer_complate()); +000096 f7fffffe BL hal_i2c_m_transfer_complate +00009a 2800 CMP r0,#0 +00009c d0fb BEQ |L1.150| +;;;428 delayMs(1); +00009e 2001 MOVS r0,#1 +0000a0 f7fffffe BL delayMs +;;;429 app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); +0000a4 2308 MOVS r3,#8 +0000a6 4a1e LDR r2,|L1.288| +0000a8 2101 MOVS r1,#1 +0000aa 6828 LDR r0,[r5,#0] ; screen_reg_int_data +0000ac f7fffffe BL app_tp_m_read + |L1.176| +;;;430 while(!hal_i2c_m_transfer_complate()); +0000b0 f7fffffe BL hal_i2c_m_transfer_complate +0000b4 2800 CMP r0,#0 +0000b6 d0fb BEQ |L1.176| +;;;431 if(s_screen_read_buffer[7]>0) +0000b8 4819 LDR r0,|L1.288| +0000ba 79c0 LDRB r0,[r0,#7] ; s_screen_read_buffer +0000bc 2800 CMP r0,#0 +0000be d00a BEQ |L1.214| +;;;432 { +;;;433 len=s_screen_read_buffer[7]*8; +0000c0 06c0 LSLS r0,r0,#27 +0000c2 0e03 LSRS r3,r0,#24 +;;;434 app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, len); +0000c4 4a16 LDR r2,|L1.288| +0000c6 2101 MOVS r1,#1 +0000c8 6828 LDR r0,[r5,#0] ; screen_reg_int_data +0000ca f7fffffe BL app_tp_m_read + |L1.206| +;;;435 while(!hal_i2c_m_transfer_complate()); +0000ce f7fffffe BL hal_i2c_m_transfer_complate +0000d2 2800 CMP r0,#0 +0000d4 d0fb BEQ |L1.206| + |L1.214| +;;;436 } +;;;437 #endif +;;;438 if(hal_gpio_get_input_data(g_screen_input_int_pad)) +0000d6 7820 LDRB r0,[r4,#0] ; g_screen_input_int_pad +0000d8 f7fffffe BL hal_gpio_get_input_data +0000dc 2800 CMP r0,#0 +0000de d01b BEQ |L1.280| +;;;439 { +;;;440 s_screen_init_complate = true; +0000e0 4911 LDR r1,|L1.296| +0000e2 2001 MOVS r0,#1 +0000e4 3908 SUBS r1,r1,#8 +0000e6 7108 STRB r0,[r1,#4] +0000e8 4601 MOV r1,r0 +0000ea 2200 MOVS r2,#0 +0000ec 7820 LDRB r0,[r4,#0] ; g_screen_input_int_pad +0000ee f7fffffe BL hal_gpio_set_pull_state +0000f2 2100 MOVS r1,#0 +0000f4 7820 LDRB r0,[r4,#0] ; g_screen_input_int_pad +0000f6 f7fffffe BL hal_gpio_ctrl_eint +0000fa 2103 MOVS r1,#3 +0000fc 7820 LDRB r0,[r4,#0] ; g_screen_input_int_pad +0000fe f7fffffe BL hal_gpio_init_eint +000102 490a LDR r1,|L1.300| +000104 7820 LDRB r0,[r4,#0] ; g_screen_input_int_pad +000106 f7fffffe BL hal_gpio_reg_eint_cb +00010a 2101 MOVS r1,#1 +00010c 7820 LDRB r0,[r4,#0] ; g_screen_input_int_pad +00010e f7fffffe BL hal_gpio_ctrl_eint +;;;441 app_tp_screen_int_init(); +;;;442 phone_start_flag=0; +000112 4907 LDR r1,|L1.304| +000114 2000 MOVS r0,#0 +000116 7008 STRB r0,[r1,#0] + |L1.280| +;;;443 } +;;;444 } +;;;445 } +000118 bd70 POP {r4-r6,pc} +;;;446 + ENDP + +00011a 0000 DCW 0x0000 + |L1.284| + DCD screen_reg_int_data + |L1.288| + DCD ||.bss|| + |L1.292| + DCD g_screen_input_int_pad + |L1.296| + DCD ||.data||+0x8 + |L1.300| + DCD app_tp_screen_int_callback + |L1.304| + DCD phone_start_flag + + AREA ||i.ap_tp_calibration||, CODE, READONLY, ALIGN=2 + + ap_tp_calibration PROC +;;;454 +;;;455 void ap_tp_calibration(void) +000000 b510 PUSH {r4,lr} +;;;456 { +;;;457 // app_tp_m_write(MI10_PRO_TP_Tuning_data1, sizeof(MI10_PRO_TP_Tuning_data1)); // System Reset +;;;458 // while(!hal_i2c_m_transfer_complate()); +;;;459 // delayMs(10); +;;;460 app_tp_m_write(MI10_PRO_TP_Tuning_data2, sizeof(MI10_PRO_TP_Tuning_data2)); // FPnl Init +000002 2103 MOVS r1,#3 +000004 4829 LDR r0,|L2.172| +000006 f7fffffe BL app_tp_m_write + |L2.10| +;;;461 while(!hal_i2c_m_transfer_complate()); +00000a f7fffffe BL hal_i2c_m_transfer_complate +00000e 2800 CMP r0,#0 +000010 d0fb BEQ |L2.10| +;;;462 delayMs(1); +000012 2001 MOVS r0,#1 +000014 f7fffffe BL delayMs +;;;463 app_tp_m_write(MI10_PRO_TP_Tuning_data3, sizeof(MI10_PRO_TP_Tuning_data3)); // Pnl Init +000018 4824 LDR r0,|L2.172| +00001a 2103 MOVS r1,#3 +00001c 1cc0 ADDS r0,r0,#3 +00001e f7fffffe BL app_tp_m_write + |L2.34| +;;;464 while(!hal_i2c_m_transfer_complate()); +000022 f7fffffe BL hal_i2c_m_transfer_complate +000026 2800 CMP r0,#0 +000028 d0fb BEQ |L2.34| +;;;465 delayMs(1); +00002a 2001 MOVS r0,#1 +00002c f7fffffe BL delayMs +;;;466 app_tp_m_write(MI10_PRO_TP_Tuning_data4, sizeof(MI10_PRO_TP_Tuning_data4)); // TuneM +000030 481e LDR r0,|L2.172| +000032 2104 MOVS r1,#4 +000034 300f ADDS r0,r0,#0xf +000036 f7fffffe BL app_tp_m_write + |L2.58| +;;;467 while(!hal_i2c_m_transfer_complate()); +00003a f7fffffe BL hal_i2c_m_transfer_complate +00003e 2800 CMP r0,#0 +000040 d0fb BEQ |L2.58| +;;;468 delayMs(1); +000042 2001 MOVS r0,#1 +000044 f7fffffe BL delayMs +;;;469 app_tp_m_write(MI10_PRO_TP_Tuning_data5, sizeof(MI10_PRO_TP_Tuning_data5)); // TuneS +000048 4818 LDR r0,|L2.172| +00004a 2104 MOVS r1,#4 +00004c 3013 ADDS r0,r0,#0x13 +00004e f7fffffe BL app_tp_m_write + |L2.82| +;;;470 while(!hal_i2c_m_transfer_complate()); +000052 f7fffffe BL hal_i2c_m_transfer_complate +000056 2800 CMP r0,#0 +000058 d0fb BEQ |L2.82| +;;;471 delayMs(1); +00005a 2001 MOVS r0,#1 +00005c f7fffffe BL delayMs +;;;472 app_tp_m_write(MI10_PRO_TP_Tuning_data6, sizeof(MI10_PRO_TP_Tuning_data6)); // SvCfg +000060 4812 LDR r0,|L2.172| +000062 2103 MOVS r1,#3 +000064 1d80 ADDS r0,r0,#6 +000066 f7fffffe BL app_tp_m_write + |L2.106| +;;;473 while(!hal_i2c_m_transfer_complate()); +00006a f7fffffe BL hal_i2c_m_transfer_complate +00006e 2800 CMP r0,#0 +000070 d0fb BEQ |L2.106| +;;;474 delayMs(1); +000072 2001 MOVS r0,#1 +000074 f7fffffe BL delayMs +;;;475 app_tp_m_write(MI10_PRO_TP_Tuning_data7, sizeof(MI10_PRO_TP_Tuning_data7)); // SvCx +000078 480c LDR r0,|L2.172| +00007a 2103 MOVS r1,#3 +00007c 3009 ADDS r0,r0,#9 +00007e f7fffffe BL app_tp_m_write + |L2.130| +;;;476 while(!hal_i2c_m_transfer_complate()); +000082 f7fffffe BL hal_i2c_m_transfer_complate +000086 2800 CMP r0,#0 +000088 d0fb BEQ |L2.130| +;;;477 delayMs(1); +00008a 2001 MOVS r0,#1 +00008c f7fffffe BL delayMs +;;;478 app_tp_m_write(MI10_PRO_TP_Tuning_data8, sizeof(MI10_PRO_TP_Tuning_data8)); // SvPnl +000090 4806 LDR r0,|L2.172| +000092 2103 MOVS r1,#3 +000094 300c ADDS r0,r0,#0xc +000096 f7fffffe BL app_tp_m_write + |L2.154| +;;;479 while(!hal_i2c_m_transfer_complate()); +00009a f7fffffe BL hal_i2c_m_transfer_complate +00009e 2800 CMP r0,#0 +0000a0 d0fb BEQ |L2.154| +;;;480 delayMs(1); +0000a2 2001 MOVS r0,#1 +0000a4 f7fffffe BL delayMs +;;;481 } +0000a8 bd10 POP {r4,pc} +;;;482 + ENDP + +0000aa 0000 DCW 0x0000 + |L2.172| + DCD ||.data||+0x11 + + AREA ||i.app_tp_I2C_init||, CODE, READONLY, ALIGN=2 + + app_tp_I2C_init PROC +;;;161 +;;;162 void app_tp_I2C_init(void) +000000 b510 PUSH {r4,lr} +;;;163 { +;;;164 hal_i2c_s_init(CHIP_I2C_ADDRESS, CHIP_I2C_ADDR_BITS); +000002 2107 MOVS r1,#7 +000004 2048 MOVS r0,#0x48 +000006 f7fffffe BL hal_i2c_s_init +;;;165 hal_i2c_s_set_transfer(app_tp_i2cs_callback); +00000a 4804 LDR r0,|L3.28| +00000c f7fffffe BL hal_i2c_s_set_transfer +;;;166 hal_i2c_s_nonblocking_read(s_phone_read_buffer, BUFFER_SIZE_MAX); //ý buffer +000010 21c8 MOVS r1,#0xc8 +000012 4803 LDR r0,|L3.32| +000014 f7fffffe BL hal_i2c_s_nonblocking_read +;;;167 } +000018 bd10 POP {r4,pc} +;;;168 + ENDP + +00001a 0000 DCW 0x0000 + |L3.28| + DCD app_tp_i2cs_callback + |L3.32| + DCD ||.bss||+0xc8 + + AREA ||i.app_tp_i2cs_callback||, CODE, READONLY, ALIGN=2 + + app_tp_i2cs_callback PROC +;;;354 //recieve_numΪյָ +;;;355 static void app_tp_i2cs_callback(e_i2c_s_int_status int_status, size_t recieve_num) +000000 b51c PUSH {r2-r4,lr} +000002 2000 MOVS r0,#0 +000004 9001 STR r0,[sp,#4] +000006 2900 CMP r1,#0 +;;;356 { +000008 d004 BEQ |L4.20| +00000a ab01 ADD r3,sp,#4 +00000c 466a MOV r2,sp +00000e 4807 LDR r0,|L4.44| +000010 f7fffffe BL app_tp_phone_analysis_data + |L4.20| +000014 21c8 MOVS r1,#0xc8 +000016 4805 LDR r0,|L4.44| +000018 f7fffffe BL app_tp_s_read +00001c 9901 LDR r1,[sp,#4] +00001e 2900 CMP r1,#0 +000020 d002 BEQ |L4.40| +000022 9800 LDR r0,[sp,#0] +000024 f7fffffe BL app_tp_s_write + |L4.40| +;;;357 #if 0 // 1: test +;;;358 if (int_status >2) +;;;359 { +;;;360 s_phone_read_buffer[2]=int_status; +;;;361 s_phone_read_buffer[3]=recieve_num; +;;;362 app_tp_m_write(s_phone_read_buffer, 4); +;;;363 } +;;;364 #endif +;;;365 app_tp_transfer_phone(recieve_num); +;;;366 } +000028 bd1c POP {r2-r4,pc} +;;;367 #endif + ENDP + +00002a 0000 DCW 0x0000 + |L4.44| + DCD ||.bss||+0xc8 + + AREA ||i.app_tp_init||, CODE, READONLY, ALIGN=2 + + app_tp_init PROC +;;;177 **************************************************************************/ +;;;178 void app_tp_init(void) +000000 b510 PUSH {r4,lr} +;;;179 { +;;;180 #ifdef DISABLE_TDDI_I2C_FUNCTION +;;;181 hal_gpio_init_output(g_phone_output_int_pad, IO_LVL_HIGH); //phoneжIO +;;;182 hal_gpio_init_output(g_screen_input_rst_pad, IO_LVL_HIGH); //ģTP RESET +;;;183 +;;;184 hal_gpio_set_mode(IO_PAD_TD_SPIM_CLK,IO_MODE_I2C1_SCL); +;;;185 hal_gpio_set_mode(IO_PAD_TD_SPIM_CSN,IO_MODE_I2C1_SDA); +;;;186 +;;;187 return; +;;;188 #else +;;;189 hal_gpio_set_pull_state(IO_PAD_TD_SPIM_CLK, ENABLE, DISABLE); +000002 2200 MOVS r2,#0 +000004 2101 MOVS r1,#1 +000006 2018 MOVS r0,#0x18 +000008 f7fffffe BL hal_gpio_set_pull_state +;;;190 hal_gpio_set_pull_state(IO_PAD_TD_SPIM_CSN, ENABLE, DISABLE); +00000c 2200 MOVS r2,#0 +00000e 2101 MOVS r1,#1 +000010 2019 MOVS r0,#0x19 +000012 f7fffffe BL hal_gpio_set_pull_state +;;;191 #endif +;;;192 +;;;193 app_tp_screen_init(); //ʼֻλIO +000016 f7fffffe BL app_tp_screen_init +;;;194 //app_tp_screen_int_init(); //screenж +;;;195 #ifdef G_PHONE_INT_DEFAULT_LOW +;;;196 hal_gpio_init_output(g_phone_output_int_pad, IO_LVL_LOW); //phoneжIO +00001a 480a LDR r0,|L5.68| +00001c 2100 MOVS r1,#0 +00001e 7800 LDRB r0,[r0,#0] ; g_phone_output_int_pad +000020 f7fffffe BL hal_gpio_init_output +;;;197 #else +;;;198 hal_gpio_init_output(g_phone_output_int_pad, IO_LVL_HIGH); //phoneжIO +;;;199 #endif +;;;200 hal_gpio_init_input(g_screen_input_int_pad); +000024 4808 LDR r0,|L5.72| +000026 7800 LDRB r0,[r0,#0] ; g_screen_input_int_pad +000028 f7fffffe BL hal_gpio_init_input +;;;201 hal_gpio_init_output(g_screen_input_rst_pad, IO_LVL_HIGH); //ģTP RESET +00002c 4807 LDR r0,|L5.76| +00002e 2101 MOVS r1,#1 +000030 7800 LDRB r0,[r0,#0] ; g_screen_input_rst_pad +000032 f7fffffe BL hal_gpio_init_output +;;;202 +;;;203 #if SCREEN_MASTER_TRANSFER_I2C +;;;204 hal_i2c_m_dma_init(SCREEN_I2C_ADDRESS, SCREEN_I2C_ADDR_BITS, I2C_MASTER_SPEED); +000036 4a06 LDR r2,|L5.80| +000038 2107 MOVS r1,#7 +00003a 2049 MOVS r0,#0x49 +00003c f7fffffe BL hal_i2c_m_dma_init +;;;205 #elif SCREEN_MASTER_TRANSFER_SPI +;;;206 hal_spi_m_dma_init(SPI_MASTER_SPEED, SCREEN_SPI_CPHA, SCREEN_SPI_CPOL); +;;;207 #endif +;;;208 +;;;209 #if PHONE_SLAVE_TRANSFER_I2C +;;;210 // hal_i2c_s_init(CHIP_I2C_ADDRESS, CHIP_I2C_ADDR_BITS); +;;;211 // hal_i2c_s_set_transfer(app_tp_i2cs_callback); +;;;212 // hal_i2c_s_nonblocking_read(s_phone_read_buffer, BUFFER_SIZE_MAX); //ý buffer +;;;213 #elif PHONE_SLAVE_TRANSFER_SPI +;;;214 hal_spi_slave_init(PHONE_SPI_CPHA, PHONE_SPI_CPOL, true); // ʼspiԼdma +;;;215 hal_spi_slave_register_callback(app_tp_spis_callback); // עص +;;;216 hal_spi_slave_auto_transfer_abort(); // ֹͣ +;;;217 hal_spi_slave_flush_fifo(); // Flush FIFO +;;;218 +;;;219 /* ÿpacketԶ, circle mode Ϊfalse, յbuffer max sizeݺbufferٸ, packetɺûص */ +;;;220 hal_spi_slave_set_auto_rx_buffer(s_phone_read_buffer, BUFFER_SIZE_MAX, false); // auto rx buffer +;;;221 hal_spi_slave_set_auto_tx_buffer(phone_reg_const_data[0].write_back, phone_reg_const_data[0].write_back_size, false); // TX BUFFER +;;;222 +;;;223 hal_spi_slave_enable(); // spis +;;;224 hal_spi_slave_auto_transfer_start(); // rxԶ +;;;225 #endif +;;;226 } +000040 bd10 POP {r4,pc} +;;;227 + ENDP + +000042 0000 DCW 0x0000 + |L5.68| + DCD g_phone_output_int_pad + |L5.72| + DCD g_screen_input_int_pad + |L5.76| + DCD g_screen_input_rst_pad + |L5.80| + DCD 0x000c3500 + + AREA ||i.app_tp_m_read||, CODE, READONLY, ALIGN=1 + + app_tp_m_read PROC +;;;292 **************************************************************************/ +;;;293 static void app_tp_m_read(const uint8_t *cmd, size_t cmd_size, uint8_t *data_buffer, size_t data_size) +000000 b5f8 PUSH {r3-r7,lr} +;;;294 { +000002 4605 MOV r5,r0 +;;;295 #if SCREEN_MASTER_TRANSFER_I2C +;;;296 uint8_t i = 0; +000004 2400 MOVS r4,#0 +;;;297 uint32_t address = 0; +000006 4620 MOV r0,r4 +000008 e005 B |L6.22| + |L6.10| +;;;298 +;;;299 for (i = 0; i < cmd_size; i++) //ȽҪ͵ϵ address +;;;300 { +;;;301 address |= (uint32_t)cmd[i] << i * 8; +00000a 5d2e LDRB r6,[r5,r4] +00000c 00e7 LSLS r7,r4,#3 +00000e 40be LSLS r6,r6,r7 +000010 4330 ORRS r0,r0,r6 +000012 1c64 ADDS r4,r4,#1 +000014 b2e4 UXTB r4,r4 ;299 + |L6.22| +000016 428c CMP r4,r1 ;299 +000018 d3f7 BCC |L6.10| +;;;302 } +;;;303 hal_i2c_m_dma_read(address, cmd_size, data_buffer, data_size); +00001a f7fffffe BL hal_i2c_m_dma_read +;;;304 #elif SCREEN_MASTER_TRANSFER_SPI +;;;305 hal_spi_m_dma_read(cmd, cmd_size, data_buffer, data_size); +;;;306 #endif +;;;307 } +00001e bdf8 POP {r3-r7,pc} +;;;308 + ENDP + + + AREA ||i.app_tp_m_transfer_complate||, CODE, READONLY, ALIGN=1 + + app_tp_m_transfer_complate PROC +;;;235 **************************************************************************/ +;;;236 bool app_tp_m_transfer_complate(void) +000000 b510 PUSH {r4,lr} +;;;237 { +;;;238 #if SCREEN_MASTER_TRANSFER_I2C +;;;239 return hal_i2c_m_transfer_complate(); +000002 f7fffffe BL hal_i2c_m_transfer_complate +;;;240 #elif SCREEN_MASTER_TRANSFER_SPI +;;;241 return hal_spi_m_get_transfer_complate(); +;;;242 #else +;;;243 return true; +;;;244 #endif +;;;245 } +000006 bd10 POP {r4,pc} +;;;246 + ENDP + + + AREA ||i.app_tp_m_write||, CODE, READONLY, ALIGN=1 + + app_tp_m_write PROC +;;;272 **************************************************************************/ +;;;273 static void app_tp_m_write(const uint8_t *txbuffer, size_t buffer_size) +000000 b510 PUSH {r4,lr} +;;;274 { +;;;275 #if SCREEN_MASTER_TRANSFER_I2C +;;;276 hal_i2c_m_dma_write(txbuffer, buffer_size); +000002 f7fffffe BL hal_i2c_m_dma_write +;;;277 #elif SCREEN_MASTER_TRANSFER_SPI +;;;278 hal_spi_m_dma_write(txbuffer, buffer_size); +;;;279 s_spim_write = true; +;;;280 #endif +;;;281 } +000006 bd10 POP {r4,pc} +;;;282 + ENDP + + + AREA ||i.app_tp_phone_clear_reset_on||, CODE, READONLY, ALIGN=2 + + app_tp_phone_clear_reset_on PROC +;;;863 **************************************************************************/ +;;;864 void app_tp_phone_clear_reset_on(void) +000000 4901 LDR r1,|L9.8| +;;;865 { +;;;866 s_phone_reset_flag = false; +000002 2000 MOVS r0,#0 +000004 7088 STRB r0,[r1,#2] +;;;867 } +000006 4770 BX lr +;;;868 + ENDP + + |L9.8| + DCD ||.data|| + + AREA ||i.app_tp_phone_reset_on||, CODE, READONLY, ALIGN=2 + + app_tp_phone_reset_on PROC +;;;851 **************************************************************************/ +;;;852 bool app_tp_phone_reset_on(void) +000000 4801 LDR r0,|L10.8| +;;;853 { +;;;854 return s_phone_reset_flag; +000002 7880 LDRB r0,[r0,#2] ; s_phone_reset_flag +;;;855 } +000004 4770 BX lr +;;;856 + ENDP + +000006 0000 DCW 0x0000 + |L10.8| + DCD ||.data|| + + AREA ||i.app_tp_s_read||, CODE, READONLY, ALIGN=1 + + app_tp_s_read PROC +;;;337 **************************************************************************/ +;;;338 void app_tp_s_read(void *rxBuffer, size_t data_size) +000000 b510 PUSH {r4,lr} +;;;339 { +;;;340 #if PHONE_SLAVE_TRANSFER_I2C +;;;341 hal_i2c_s_nonblocking_read(rxBuffer, data_size); +000002 f7fffffe BL hal_i2c_s_nonblocking_read +;;;342 #endif +;;;343 } +000006 bd10 POP {r4,pc} +;;;344 + ENDP + + + AREA ||i.app_tp_s_transfer_complate||, CODE, READONLY, ALIGN=1 + + app_tp_s_transfer_complate PROC +;;;253 **************************************************************************/ +;;;254 bool app_tp_s_transfer_complate(void) +000000 b510 PUSH {r4,lr} +;;;255 { +;;;256 #if SCREEN_MASTER_TRANSFER_I2C +;;;257 return hal_i2c_s_write_complate() && hal_i2c_s_read_complate(); +000002 f7fffffe BL hal_i2c_s_write_complate +000006 2800 CMP r0,#0 +000008 d005 BEQ |L12.22| +00000a f7fffffe BL hal_i2c_s_read_complate +00000e 2800 CMP r0,#0 +000010 d001 BEQ |L12.22| +000012 2001 MOVS r0,#1 +;;;258 #elif SCREEN_MASTER_TRANSFER_SPI +;;;259 return !hal_spi_slave_busy(); +;;;260 #else +;;;261 return true; +;;;262 #endif +;;;263 } +000014 bd10 POP {r4,pc} + |L12.22| +000016 2000 MOVS r0,#0 ;257 +000018 bd10 POP {r4,pc} +;;;264 + ENDP + + + AREA ||i.app_tp_s_write||, CODE, READONLY, ALIGN=1 + + app_tp_s_write PROC +;;;316 **************************************************************************/ +;;;317 void app_tp_s_write(const uint8_t *txbuffer, size_t buffer_size) +000000 b510 PUSH {r4,lr} +;;;318 { +;;;319 #if PHONE_SLAVE_TRANSFER_I2C +;;;320 hal_i2c_s_dma_write(txbuffer, buffer_size); +000002 f7fffffe BL hal_i2c_s_dma_write +;;;321 #elif PHONE_SLAVE_TRANSFER_SPI +;;;322 //while (hal_spi_slave_busy()); +;;;323 hal_spi_slave_auto_transfer_abort(); +;;;324 hal_spi_slave_flush_fifo(); +;;;325 hal_spi_slave_set_auto_tx_buffer(txbuffer, buffer_size, true); +;;;326 hal_spi_slave_auto_transfer_start(); +;;;327 #endif +;;;328 } +000006 bd10 POP {r4,pc} +;;;329 + ENDP + + + AREA ||i.app_tp_screen_init||, CODE, READONLY, ALIGN=2 + + app_tp_screen_init PROC +;;;152 **************************************************************************/ +;;;153 void app_tp_screen_init(void) +000000 b510 PUSH {r4,lr} +;;;154 { +;;;155 hal_gpio_init_output(g_screen_input_rst_pad, IO_LVL_HIGH); +000002 4c0a LDR r4,|L14.44| +000004 2101 MOVS r1,#1 +000006 7820 LDRB r0,[r4,#0] ; g_screen_input_rst_pad +000008 f7fffffe BL hal_gpio_init_output +;;;156 delayUs(200); +00000c 20c8 MOVS r0,#0xc8 +00000e f7fffffe BL delayUs +;;;157 hal_gpio_set_output_data(g_screen_input_rst_pad, IO_LVL_LOW); +000012 2100 MOVS r1,#0 +000014 7820 LDRB r0,[r4,#0] ; g_screen_input_rst_pad +000016 f7fffffe BL hal_gpio_set_output_data +;;;158 delayUs(200); +00001a 20c8 MOVS r0,#0xc8 +00001c f7fffffe BL delayUs +;;;159 hal_gpio_set_output_data(g_screen_input_rst_pad, IO_LVL_HIGH); +000020 2101 MOVS r1,#1 +000022 7820 LDRB r0,[r4,#0] ; g_screen_input_rst_pad +000024 f7fffffe BL hal_gpio_set_output_data +;;;160 } +000028 bd10 POP {r4,pc} +;;;161 + ENDP + +00002a 0000 DCW 0x0000 + |L14.44| + DCD g_screen_input_rst_pad + + AREA ||i.app_tp_screen_int_callback||, CODE, READONLY, ALIGN=2 + + app_tp_screen_int_callback PROC +;;;82 **************************************************************************/ +;;;83 static void app_tp_screen_int_callback(void *data) +000000 4901 LDR r1,|L15.8| +;;;84 { +;;;85 s_screen_int_flag = true; +000002 2001 MOVS r0,#1 +000004 7048 STRB r0,[r1,#1] +;;;86 } +000006 4770 BX lr +;;;87 + ENDP + + |L15.8| + DCD ||.data|| + + AREA ||i.app_tp_transfer_screen_const||, CODE, READONLY, ALIGN=2 + + app_tp_transfer_screen_const PROC +;;;491 **************************************************************************/ +;;;492 static void app_tp_transfer_screen_const(void) +000000 b510 PUSH {r4,lr} +000002 f7fffffe BL hal_i2c_m_transfer_complate +;;;493 { +;;;494 // static bool screen_const_transfer_buffer_ready = true; // buffer Ƿ׼ +;;;495 uint8_t ii; +;;;496 // uint8_t len=0; +;;;497 /**** 1. жϵǰ״̬ͨѽ, ״̬ͨѽҿʼ̻δ****/ +;;;498 #if 0 // test +;;;499 uint8_t test_master_read_buffer[10] = {0x08, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19}; +;;;500 uint8_t write_buffer[10] = {0x04, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19}; +;;;501 +;;;502 // for (ii =0x20; ii<0x7F; ii++) +;;;503 { +;;;504 //hal_i2c_m_dma_init(ii, SCREEN_I2C_ADDR_BITS); +;;;505 //delayMs(100); +;;;506 if (hal_i2c_m_dma_write(write_buffer, 1)) +;;;507 { +;;;508 //break; +;;;509 } +;;;510 while(!hal_i2c_m_transfer_complate()); +;;;511 hal_i2c_m_dma_read(test_master_read_buffer, 1, test_master_read_buffer, 2); +;;;512 } +;;;513 #endif +;;;514 +;;;515 +;;;516 if (app_tp_m_transfer_complate() && (s_screen_const_transfer_count < screen_reg_start_data_size)) +000006 2800 CMP r0,#0 +000008 d012 BEQ |L16.48| +00000a 4c0a LDR r4,|L16.52| +00000c 490a LDR r1,|L16.56| +00000e 7960 LDRB r0,[r4,#5] ; s_screen_const_transfer_count +000010 7809 LDRB r1,[r1,#0] ; screen_reg_start_data_size +000012 4288 CMP r0,r1 +000014 d20c BCS |L16.48| +;;;517 { +;;;518 if (s_spim_write) //SPI дݺҪѽFIFOݶȻӰһζȡ +000016 7820 LDRB r0,[r4,#0] ; s_spim_write +000018 2800 CMP r0,#0 +00001a d003 BEQ |L16.36| +;;;519 { +;;;520 hal_spi_m_clear_rxfifo(); +00001c f7fffffe BL hal_spi_m_clear_rxfifo +;;;521 s_spim_write = false; +000020 2000 MOVS r0,#0 +000022 7020 STRB r0,[r4,#0] + |L16.36| +;;;522 } +;;;523 +;;;524 #if 1 +;;;525 +;;;526 // #ifndef USE_FOR_SUMSUNG_S20 +;;;527 // for (ii =0; ii= screen_reg_start_data_size) +;;;585 { +;;;586 s_screen_init_complate = true; +;;;587 } +;;;588 } +;;;589 #endif +;;;590 } +;;;591 } +000030 bd10 POP {r4,pc} +;;;592 + ENDP + +000032 0000 DCW 0x0000 + |L16.52| + DCD ||.data|| + |L16.56| + DCD screen_reg_start_data_size + |L16.60| + DCD phone_start_flag + + AREA ||i.app_tp_transfer_screen_int||, CODE, READONLY, ALIGN=2 + + app_tp_transfer_screen_int PROC +;;;619 **************************************************************************/ +;;;620 void app_tp_transfer_screen_int(void) +000000 b5f8 PUSH {r3-r7,lr} +;;;621 { +;;;622 uint8_t len=0; +;;;623 bool screen_gpio_int = false; +;;;624 static uint8_t screen_int_transfer_count = 0; //¼ǰͨŵһ +;;;625 static bool screen_int_transfer_buffer_ready = true; // buffer Ƿ׼ +;;;626 // static uint8_t test_flag = 0; +;;;627 // s_screen_init_complate=false;//Ϊ¼⽫ƬΪ·ݣFT8719̩ĹͨѶ +;;;628 if (!s_screen_init_complate) //TP ʼδɣȽгʼ +000002 4c38 LDR r4,|L17.228| +000004 7920 LDRB r0,[r4,#4] ; s_screen_init_complate +000006 2800 CMP r0,#0 +000008 d037 BEQ |L17.122| +;;;629 { +;;;630 app_tp_transfer_screen_const(); +;;;631 return; +;;;632 } +;;;633 +;;;634 #if 0 //test +;;;635 test_flag++; +;;;636 if (test_flag >1000000) +;;;637 { +;;;638 test_flag =0; +;;;639 //TAU_LOGD("Run ok!!\n"); +;;;640 //app_tp_m_read(screen_reg_int_data[0].buffer, screen_reg_int_data[0].txbuffer_size, s_screen_number, screen_reg_int_data[0].rxbuffer_size); +;;;641 //while(!hal_i2c_m_transfer_complate()); +;;;642 } +;;;643 #endif +;;;644 +;;;645 /**** 1. ж screen Ƿ񷢳жź ****/ +;;;646 // s_screen_int_flag: жźű־λ +;;;647 // app_tp_screen_int_lvl_low : SPI ʱͨʱżcsߵͨ쳣ñ־λڽ +;;;648 screen_gpio_int = s_screen_int_flag || app_tp_screen_int_lvl_low(); +00000a 7860 LDRB r0,[r4,#1] ; s_screen_int_flag +;;;649 if (((screen_gpio_int) || (s_screen_int_transfer_status)) && app_tp_m_transfer_complate()) //жϵǰͨ״̬׼ͨ +00000c 78e1 LDRB r1,[r4,#3] ; s_screen_int_transfer_status +00000e 4308 ORRS r0,r0,r1 +000010 d035 BEQ |L17.126| +000012 f7fffffe BL hal_i2c_m_transfer_complate +000016 2800 CMP r0,#0 +000018 d031 BEQ |L17.126| +;;;650 { +;;;651 s_screen_int_flag = false; +00001a 2600 MOVS r6,#0 +00001c 7066 STRB r6,[r4,#1] +;;;652 if (s_spim_write) //SPI дݺҪѽFIFOݶȻӰһζȡ +00001e 7820 LDRB r0,[r4,#0] ; s_spim_write +000020 2800 CMP r0,#0 +000022 d002 BEQ |L17.42| +;;;653 { +;;;654 hal_spi_m_clear_rxfifo(); +000024 f7fffffe BL hal_spi_m_clear_rxfifo +;;;655 s_spim_write = false; +000028 7026 STRB r6,[r4,#0] + |L17.42| +;;;656 } +;;;657 +;;;658 /**** 2. ͻȡӻ ****/ +;;;659 if (screen_int_transfer_buffer_ready) +00002a 79e1 LDRB r1,[r4,#7] ; screen_int_transfer_buffer_ready +;;;660 { +;;;661 #ifndef READ_MODULE_TP_ONE_BY_ONE +;;;662 screen_int_transfer_buffer_ready = false; +;;;663 s_screen_int_transfer_status = true; +00002c 2001 MOVS r0,#1 +;;;664 #ifdef USE_FOR_SAMSUNG_NOTE20 +;;;665 app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); +00002e 4d2e LDR r5,|L17.232| +000030 2900 CMP r1,#0 ;659 +000032 d04e BEQ |L17.210| +000034 71e6 STRB r6,[r4,#7] ;662 +000036 70e0 STRB r0,[r4,#3] ;663 +000038 2308 MOVS r3,#8 +00003a 4a2c LDR r2,|L17.236| +00003c 2101 MOVS r1,#1 +00003e 6828 LDR r0,[r5,#0] ; screen_reg_int_data +000040 f7fffffe BL app_tp_m_read + |L17.68| +;;;666 while(!hal_i2c_m_transfer_complate()); +000044 f7fffffe BL hal_i2c_m_transfer_complate +000048 2800 CMP r0,#0 +00004a d0fb BEQ |L17.68| +;;;667 if(s_screen_read_buffer[7]>0) +00004c 4f27 LDR r7,|L17.236| +00004e 4638 MOV r0,r7 ;665 +000050 79f9 LDRB r1,[r7,#7] ; s_screen_read_buffer +000052 3008 ADDS r0,r0,#8 ;665 +000054 9000 STR r0,[sp,#0] +000056 2900 CMP r1,#0 +000058 d00a BEQ |L17.112| +00005a 06c8 LSLS r0,r1,#27 +;;;668 { +;;;669 len=s_screen_read_buffer[7]*8; +00005c 0e03 LSRS r3,r0,#24 +;;;670 app_tp_m_read(screen_reg_int_data[0].buffer, 1, &s_screen_read_buffer[8], len); +00005e 6828 LDR r0,[r5,#0] ; screen_reg_int_data +000060 2101 MOVS r1,#1 +000062 9a00 LDR r2,[sp,#0] +000064 f7fffffe BL app_tp_m_read + |L17.104| +;;;671 while(!hal_i2c_m_transfer_complate()); +000068 f7fffffe BL hal_i2c_m_transfer_complate +00006c 2800 CMP r0,#0 +00006e d0fb BEQ |L17.104| + |L17.112| +;;;672 } +;;;673 delayMs(2); +000070 2002 MOVS r0,#2 +000072 f7fffffe BL delayMs +;;;674 while(!hal_gpio_get_input_data(g_screen_input_int_pad)) +000076 4e1e LDR r6,|L17.240| +000078 e020 B |L17.188| + |L17.122| +00007a f7fffffe BL app_tp_transfer_screen_const + |L17.126| +;;;675 { +;;;676 app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); +;;;677 while(!hal_i2c_m_transfer_complate()); +;;;678 delayMs(2); +;;;679 if(s_screen_read_buffer[7]>0) +;;;680 { +;;;681 len=s_screen_read_buffer[7]*8; +;;;682 app_tp_m_read(screen_reg_int_data[0].buffer, 1, &s_screen_read_buffer[8], len); +;;;683 while(!hal_i2c_m_transfer_complate()); +;;;684 delayMs(2); +;;;685 } +;;;686 } +;;;687 #else +;;;688 app_tp_m_read(screen_reg_int_data[0].buffer, screen_reg_int_data[0].txbuffer_size, s_screen_temp, screen_reg_int_data[0].rxbuffer_size); +;;;689 while(!hal_i2c_m_transfer_complate()); +;;;690 app_tp_m_read(screen_reg_int_data[1].buffer, screen_reg_int_data[1].txbuffer_size, s_screen_number, screen_reg_int_data[1].rxbuffer_size); +;;;691 while(!hal_i2c_m_transfer_complate()); +;;;692 //TAU_LOGD("s_screen_number[%4x], size[%4x]", ((s_screen_number[1]<<8)|s_screen_number[0]), ((s_screen_temp[1]<<8)|s_screen_temp[0])); +;;;693 +;;;694 if(s_screen_number[1]) +;;;695 { +;;;696 if (s_screen_number[1]>3) +;;;697 { +;;;698 read_point =1; +;;;699 s_screen_int_transfer_status = false; +;;;700 } +;;;701 else if (s_screen_number[1] &0x02) +;;;702 read_point =10; +;;;703 else +;;;704 read_point =9; +;;;705 } +;;;706 else +;;;707 { +;;;708 if(s_screen_number[0] &0x80) +;;;709 read_point =8; +;;;710 else if(s_screen_number[0] &0x40) +;;;711 read_point =7; +;;;712 else if(s_screen_number[0] &0x20) +;;;713 read_point =6; +;;;714 else if(s_screen_number[0] &0x10) +;;;715 read_point =5; +;;;716 else if(s_screen_number[0] &0x08) +;;;717 read_point =4; +;;;718 else if(s_screen_number[0] &0x04) +;;;719 read_point =3; +;;;720 else if(s_screen_number[0] &0x02) +;;;721 read_point =2; +;;;722 else +;;;723 read_point =1; +;;;724 } +;;;725 read_point =8*read_point; +;;;726 app_tp_m_read(screen_reg_int_data[2].buffer, screen_reg_int_data[2].txbuffer_size, s_screen_read_buffer, read_point); +;;;727 while(!hal_i2c_m_transfer_complate()); +;;;728 #endif +;;;729 #else +;;;730 if (!screen_reg_int_data[screen_int_transfer_count].read_flag) //ǰͨŲҪأֱд +;;;731 { +;;;732 app_tp_m_write(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size); +;;;733 } +;;;734 else //ǰͨҪأдٶ +;;;735 { +;;;736 s_screen_int_transfer_status = true; +;;;737 if (screen_int_transfer_count==0) +;;;738 { +;;;739 app_tp_m_read(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size, \ +;;;740 s_screen_temp, screen_reg_int_data[screen_int_transfer_count].rxbuffer_size); +;;;741 screen_int_transfer_count =1; +;;;742 } +;;;743 else if (screen_int_transfer_count==1) +;;;744 { +;;;745 app_tp_m_read(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size, \ +;;;746 s_screen_number, screen_reg_int_data[screen_int_transfer_count].rxbuffer_size); +;;;747 screen_int_transfer_count =2; +;;;748 } +;;;749 else if (screen_int_transfer_count==2) +;;;750 { +;;;751 if(s_screen_number[1]) +;;;752 { +;;;753 TAU_LOGD("s_screen_number[%4x], size[%4x]", ((s_screen_number[1]<<8)|s_screen_number[0]), ((s_screen_temp[1]<<8)|s_screen_temp[0])); +;;;754 if (s_screen_number[1] &0x02) +;;;755 read_point =10; +;;;756 else +;;;757 read_point =9; +;;;758 } +;;;759 else +;;;760 { +;;;761 if(s_screen_number[0] &0x80) +;;;762 read_point =8; +;;;763 else if(s_screen_number[0] &0x40) +;;;764 read_point =7; +;;;765 else if(s_screen_number[0] &0x20) +;;;766 read_point =6; +;;;767 else if(s_screen_number[0] &0x10) +;;;768 read_point =5; +;;;769 else if(s_screen_number[0] &0x08) +;;;770 read_point =4; +;;;771 else if(s_screen_number[0] &0x04) +;;;772 read_point =3; +;;;773 else if(s_screen_number[0] &0x02) +;;;774 read_point =2; +;;;775 else +;;;776 read_point =1; +;;;777 } +;;;778 read_point =8*read_point; +;;;779 +;;;780 app_tp_m_read(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size, \ +;;;781 s_screen_read_buffer, read_point); +;;;782 screen_int_transfer_count =0; +;;;783 screen_int_transfer_buffer_ready = false; +;;;784 } +;;;785 } +;;;786 #endif +;;;787 app_tp_screen_analysis_int(screen_int_transfer_count, s_screen_read_buffer,screen_reg_int_data[2].rxbuffer_size); +;;;788 } +;;;789 /**** 3. ͨݣ׼һͨŵbuffer ****/ +;;;790 else +;;;791 { +;;;792 #if 1 +;;;793 #ifdef USE_FOR_SUMSUNG_S20 +;;;794 u16TouchID=0x0000; +;;;795 #endif +;;;796 screen_int_transfer_buffer_ready = true; +;;;797 screen_int_transfer_count = app_tp_screen_analysis_int(screen_int_transfer_count, s_screen_read_buffer,screen_reg_int_data[2].rxbuffer_size); +;;;798 screen_int_transfer_count = 0; +;;;799 s_screen_int_transfer_status = false; +;;;800 +;;;801 #else +;;;802 screen_int_transfer_buffer_ready = true; +;;;803 screen_int_transfer_count = app_tp_screen_analysis_int(screen_int_transfer_count, s_screen_read_buffer, \ +;;;804 screen_reg_int_data[screen_int_transfer_count].rxbuffer_size); +;;;805 +;;;806 if (screen_int_transfer_count > screen_reg_int_data_size) //ҪһͨŽһݽֹͣͨ +;;;807 { +;;;808 screen_int_transfer_count = 0; +;;;809 s_screen_int_transfer_status = false; +;;;810 return; +;;;811 } +;;;812 #endif +;;;813 } +;;;814 } +;;;815 } +00007e bdf8 POP {r3-r7,pc} + |L17.128| +000080 2308 MOVS r3,#8 ;676 +000082 4a1a LDR r2,|L17.236| +000084 2101 MOVS r1,#1 ;676 +000086 6828 LDR r0,[r5,#0] ;676 ; screen_reg_int_data +000088 f7fffffe BL app_tp_m_read + |L17.140| +00008c f7fffffe BL hal_i2c_m_transfer_complate +000090 2800 CMP r0,#0 ;677 +000092 d0fb BEQ |L17.140| +000094 2002 MOVS r0,#2 ;678 +000096 f7fffffe BL delayMs +00009a 79f8 LDRB r0,[r7,#7] ;679 ; s_screen_read_buffer +00009c 2800 CMP r0,#0 ;679 +00009e d00d BEQ |L17.188| +0000a0 06c0 LSLS r0,r0,#27 ;681 +0000a2 0e03 LSRS r3,r0,#24 ;681 +0000a4 6828 LDR r0,[r5,#0] ;682 ; screen_reg_int_data +0000a6 2101 MOVS r1,#1 ;682 +0000a8 9a00 LDR r2,[sp,#0] ;682 +0000aa f7fffffe BL app_tp_m_read + |L17.174| +0000ae f7fffffe BL hal_i2c_m_transfer_complate +0000b2 2800 CMP r0,#0 ;683 +0000b4 d0fb BEQ |L17.174| +0000b6 2002 MOVS r0,#2 ;684 +0000b8 f7fffffe BL delayMs + |L17.188| +0000bc 7830 LDRB r0,[r6,#0] ;674 ; g_screen_input_int_pad +0000be f7fffffe BL hal_gpio_get_input_data +0000c2 2800 CMP r0,#0 ;674 +0000c4 d0dc BEQ |L17.128| +0000c6 4909 LDR r1,|L17.236| +0000c8 79a0 LDRB r0,[r4,#6] ;787 ; screen_int_transfer_count +0000ca 6aaa LDR r2,[r5,#0x28] ;787 ; screen_reg_int_data +0000cc f7fffffe BL app_tp_screen_analysis_int +0000d0 bdf8 POP {r3-r7,pc} + |L17.210| +0000d2 71e0 STRB r0,[r4,#7] ;796 +0000d4 4905 LDR r1,|L17.236| +0000d6 79a0 LDRB r0,[r4,#6] ;797 ; screen_int_transfer_count +0000d8 6aaa LDR r2,[r5,#0x28] ;797 ; screen_reg_int_data +0000da f7fffffe BL app_tp_screen_analysis_int +0000de 71a6 STRB r6,[r4,#6] ;798 +0000e0 70e6 STRB r6,[r4,#3] ;799 +0000e2 bdf8 POP {r3-r7,pc} +;;;816 + ENDP + + |L17.228| + DCD ||.data|| + |L17.232| + DCD screen_reg_int_data + |L17.236| + DCD ||.bss|| + |L17.240| + DCD g_screen_input_int_pad + + AREA ||i.app_tp_transfer_screen_start||, CODE, READONLY, ALIGN=2 + + app_tp_transfer_screen_start PROC +;;;599 **************************************************************************/ +;;;600 void app_tp_transfer_screen_start(void) +000000 b510 PUSH {r4,lr} +;;;601 { +;;;602 // s_screen_init_complate = false; +;;;603 s_screen_const_transfer_count = 0; +000002 4903 LDR r1,|L18.16| +000004 2000 MOVS r0,#0 +000006 7148 STRB r0,[r1,#5] +;;;604 //app_tp_screen_init(); +;;;605 #ifndef DISABLE_I2C_INIT_CODE +;;;606 app_tp_transfer_screen_const(); +000008 f7fffffe BL app_tp_transfer_screen_const +;;;607 #endif +;;;608 // s_screen_int_flag = false; +;;;609 } +00000c bd10 POP {r4,pc} +;;;610 + ENDP + +00000e 0000 DCW 0x0000 + |L18.16| + DCD ||.data|| + + AREA ||.bss||, DATA, NOINIT, ALIGN=0 + + s_screen_read_buffer + % 200 + s_phone_read_buffer + % 200 + + AREA ||.data||, DATA, ALIGN=0 + + s_spim_write +000000 00 DCB 0x00 + s_screen_int_flag +000001 00 DCB 0x00 + s_phone_reset_flag +000002 00 DCB 0x00 + s_screen_int_transfer_status +000003 00 DCB 0x00 + s_screen_init_complate +000004 00 DCB 0x00 + s_screen_const_transfer_count +000005 ff DCB 0xff + screen_int_transfer_count +000006 00 DCB 0x00 + screen_int_transfer_buffer_ready +000007 01 DCB 0x01 + MI10_PRO_screen_init_data1 +000008 a00001 DCB 0xa0,0x00,0x01 + MI10_PRO_screen_init_data3 +00000b a2 DCB 0xa2 +00000c 0200 DCB 0x02,0x00 + MI10_PRO_screen_init_data4 +00000e c007 DCB 0xc0,0x07 +000010 01 DCB 0x01 + MI10_PRO_TP_Tuning_data2 +000011 a40003 DCB 0xa4,0x00,0x03 + MI10_PRO_TP_Tuning_data3 +000014 a40002 DCB 0xa4,0x00,0x02 + MI10_PRO_TP_Tuning_data6 +000017 a4 DCB 0xa4 +000018 0501 DCB 0x05,0x01 + MI10_PRO_TP_Tuning_data7 +00001a a405 DCB 0xa4,0x05 +00001c 02 DCB 0x02 + MI10_PRO_TP_Tuning_data8 +00001d a40504 DCB 0xa4,0x05,0x04 + MI10_PRO_TP_Tuning_data4 +000020 a4031300 DCB 0xa4,0x03,0x13,0x00 + MI10_PRO_TP_Tuning_data5 +000024 a4030c00 DCB 0xa4,0x03,0x0c,0x00 + MI10_PRO_screen_init_data2 +000028 a2030000 DCB 0xa2,0x03,0x00,0x00 +00002c 0003 DCB 0x00,0x03 + + AREA ||area_number.23||, DATA, ALIGN=0 + + EXPORTAS ||area_number.23||, ||.data|| + MI10_PRO_screen_init_data5 +000000 a40670 DCB 0xa4,0x06,0x70 + + AREA ||area_number.24||, DATA, ALIGN=0 + + EXPORTAS ||area_number.24||, ||.data|| + MI10_PRO_screen_init_data6 +000000 a60000 DCB 0xa6,0x00,0x00 + + AREA ||area_number.25||, DATA, ALIGN=0 + + EXPORTAS ||area_number.25||, ||.data|| + MI10_PRO_screen_init_data7 +000000 fa200000 DCB 0xfa,0x20,0x00,0x00 +000004 78 DCB 0x78 + + AREA ||area_number.26||, DATA, ALIGN=0 + + EXPORTAS ||area_number.26||, ||.data|| + MI10_PRO_screen_init_data8 +000000 a2032000 DCB 0xa2,0x03,0x20,0x00 +000004 0000 DCB 0x00,0x00 + + AREA ||area_number.27||, DATA, ALIGN=0 + + EXPORTAS ||area_number.27||, ||.data|| + MI10_PRO_screen_init_data9 +000000 a001 DCB 0xa0,0x01 + + AREA ||area_number.28||, DATA, ALIGN=0 + + EXPORTAS ||area_number.28||, ||.data|| + MI10_PRO_screen_init_data10 +000000 a00000 DCB 0xa0,0x00,0x00 + + AREA ||area_number.29||, DATA, ALIGN=0 + + EXPORTAS ||area_number.29||, ||.data|| + read_point +000000 00 DCB 0x00 + + AREA ||area_number.30||, DATA, ALIGN=0 + + EXPORTAS ||area_number.30||, ||.data|| + s_screen_number +000000 0000 DCB 0x00,0x00 + + AREA ||area_number.31||, DATA, ALIGN=0 + + EXPORTAS ||area_number.31||, ||.data|| + s_screen_temp +000000 0000 DCB 0x00,0x00 + +;*** Start embedded assembler *** + +#line 1 "..\\..\\src\\app\\demo\\app_tp_transfer.c" + AREA ||.rev16_text||, CODE + THUMB + EXPORT |__asm___17_app_tp_transfer_c_e672c05a____REV16| +#line 467 "C:\\Users\\ASUS\\AppData\\Local\\Arm\\Packs\\ARM\\CMSIS\\5.5.1\\CMSIS\\Core\\Include\\cmsis_armcc.h" +|__asm___17_app_tp_transfer_c_e672c05a____REV16| PROC +#line 468 + + rev16 r0, r0 + bx lr + ENDP + AREA ||.revsh_text||, CODE + THUMB + EXPORT |__asm___17_app_tp_transfer_c_e672c05a____REVSH| +#line 482 +|__asm___17_app_tp_transfer_c_e672c05a____REVSH| PROC +#line 483 + + revsh r0, r0 + bx lr + ENDP + +;*** End embedded assembler *** diff --git a/project/ISP_368/Listings/board.txt b/project/ISP_368/Listings/board.txt new file mode 100644 index 0000000..c5411f6 --- /dev/null +++ b/project/ISP_368/Listings/board.txt @@ -0,0 +1,63 @@ +; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] +; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave --gnu -o.\objects\board.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\board.d --cpu=Cortex-M0 --apcs=interwork -O3 --diag_suppress=9931 -I..\..\src -I..\..\src\board -I..\..\src\common -I..\..\src\sdk\include -I..\..\src\app\demo -I..\..\src\sdk\include\M0 -I..\..\src\app -I..\..\src\app\module_demo -I..\..\src\app\touch -I..\..\src\app\S8 -I..\..\src\app\S9 -I..\CVWL368 -I.\RTE\_ISP_368 -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\Device\ARM\ARMCM0\Include -D__MICROLIB -D__UVISION_VERSION=528 -D_RTE_ -DARMCM0 -DISP_368 --omf_browse=.\objects\board.crf ..\..\src\board\board.c] + THUMB + + AREA ||i.board_Init||, CODE, READONLY, ALIGN=2 + + board_Init PROC +;;;13 +;;;14 void board_Init(void) +000000 b510 PUSH {r4,lr} +;;;15 { +;;;16 hal_system_init(SYSTEM_CLOCK); +000002 4807 LDR r0,|L1.32| +000004 f7fffffe BL hal_system_init +;;;17 hal_system_enable_systick(1); +000008 2001 MOVS r0,#1 +00000a f7fffffe BL hal_system_enable_systick +;;;18 #if !EDA_MODE +;;;19 hal_system_init_console(115200); +00000e 20e1 MOVS r0,#0xe1 +000010 0240 LSLS r0,r0,#9 +000012 f7fffffe BL hal_system_init_console +;;;20 #endif +;;;21 #if defined(ISP_568) || defined(ISP_368) +;;;22 /* 从EFUSE读取DPHY校准值并设置 */ +;;;23 hal_system_set_phy_calibration(true); +000016 2001 MOVS r0,#1 +000018 f7fffffe BL hal_system_set_phy_calibration +;;;24 #endif +;;;25 } +00001c bd10 POP {r4,pc} +;;;26 + ENDP + +00001e 0000 DCW 0x0000 + |L1.32| + DCD 0x04c4b400 + +;*** Start embedded assembler *** + +#line 1 "..\\..\\src\\board\\board.c" + AREA ||.rev16_text||, CODE + THUMB + EXPORT |__asm___7_board_c_bcd01269____REV16| +#line 467 "C:\\Users\\ASUS\\AppData\\Local\\Arm\\Packs\\ARM\\CMSIS\\5.5.1\\CMSIS\\Core\\Include\\cmsis_armcc.h" +|__asm___7_board_c_bcd01269____REV16| PROC +#line 468 + + rev16 r0, r0 + bx lr + ENDP + AREA ||.revsh_text||, CODE + THUMB + EXPORT |__asm___7_board_c_bcd01269____REVSH| +#line 482 +|__asm___7_board_c_bcd01269____REVSH| PROC +#line 483 + + revsh r0, r0 + bx lr + ENDP + +;*** End embedded assembler *** diff --git a/project/ISP_368/Listings/main.txt b/project/ISP_368/Listings/main.txt new file mode 100644 index 0000000..994a04a --- /dev/null +++ b/project/ISP_368/Listings/main.txt @@ -0,0 +1,55 @@ +; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637] +; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave --gnu -o.\objects\main.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\main.d --cpu=Cortex-M0 --apcs=interwork -O3 --diag_suppress=9931 -I..\..\src -I..\..\src\board -I..\..\src\common -I..\..\src\sdk\include -I..\..\src\app\demo -I..\..\src\sdk\include\M0 -I..\..\src\app -I..\..\src\app\module_demo -I..\..\src\app\touch -I..\..\src\app\S8 -I..\..\src\app\S9 -I..\CVWL368 -I.\RTE\_ISP_368 -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\ASUS\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\Device\ARM\ARMCM0\Include -D__MICROLIB -D__UVISION_VERSION=528 -D_RTE_ -DARMCM0 -DISP_368 --omf_browse=.\objects\main.crf ..\..\src\app\main.c] + THUMB + + AREA ||i.main||, CODE, READONLY, ALIGN=1 + + main PROC +;;;13 +;;;14 int main() +000000 f7fffffe BL board_Init +;;;15 { +;;;16 // hal_system_init(); +;;;17 board_Init(); +;;;18 +;;;19 while (1) +;;;20 { +;;;21 #if _DEMO_S8_EN +;;;22 ap_demo(); +000004 f7fffffe BL ap_demo + |L1.8| +;;;23 #endif +;;;24 while (1); +000008 e7fe B |L1.8| +;;;25 } +;;;26 } + ENDP + + +;*** Start embedded assembler *** + +#line 1 "..\\..\\src\\app\\main.c" + AREA ||.rev16_text||, CODE + THUMB + EXPORT |__asm___6_main_c_main____REV16| +#line 467 "C:\\Users\\ASUS\\AppData\\Local\\Arm\\Packs\\ARM\\CMSIS\\5.5.1\\CMSIS\\Core\\Include\\cmsis_armcc.h" +|__asm___6_main_c_main____REV16| PROC +#line 468 + + rev16 r0, r0 + bx lr + ENDP + AREA ||.revsh_text||, CODE + THUMB + EXPORT |__asm___6_main_c_main____REVSH| +#line 482 +|__asm___6_main_c_main____REVSH| PROC +#line 483 + + revsh r0, r0 + bx lr + ENDP + +;*** End embedded assembler *** + + __ARM_use_no_argv EQU 0 diff --git a/project/ISP_368/Objects/WL368_NOTE20_CSOT667.bin b/project/ISP_368/Objects/WL368_NOTE20_CSOT667.bin new file mode 100644 index 0000000000000000000000000000000000000000..98443ef149ad884d17ee60839faebface63cc622 GIT binary patch literal 64044 zcmb@vdwg5PnLj+|BI!uJNWKx-R?LxPCsJ<64i^VldL)Ho$w^3JU>gW5vg1(MNr-X* z91DJ`s^rIN3DzjI_e z3Ag?I@j9QQnR(`!`!mlx^UO07VVQxPA`JNu-#79Y@#d z0#=1Qy!dX%w+r86_KP|l$SG{d z6k@I!9clW>CBT^)`Ty%5A<=V0jsAhC8T<{QKRo?8G9wdFbTE}hHBUYzeaojiIahv6 z3YJ&lS1K)$8!E`+56^lABK@SYN+vGmG*c=0h#PKI(3eTQmHEDpD1a;?O3)V>;N%?t z5d)_fRpCV8rNSV;U~HIEbK1CwWDD9FDn^GRb;Es(%F=MfI6}nnj}c3Mk!+HAxm3=i zk{MC945a&6xn6qR>?12kgRoxc_OZjPEXW0NJ#i{8<<*n7`U>-ZP$n+E;&hN@<^@gv z&>bwLwP^5(_SNMD^3SCOUW@fuUboM#kVSJ8X0dSgv@TjUY>t)=8_x8Ru71!cS|uCmuz*!Km57l6NstI} zlhZ`B`Xd+{+E=H{5~(Ne8ziAYAg*GCEGSf7&O4dsWf^f$*T4o*hqud&)FPNu`No8zIa&13tz_0OuWHI z#11bx#KhPx$!;oR;-rftgJU{5SKcHWenXPYV}qsJyj*vF9&!HnoPUD9O)62}eQb%mtyu)VQzYZJ7VdfC~_yXC9dHU3t;b?Mz)^=>< z5}l*oEcaOl%YN!*>_((m?IqT|-U8Wb-R1oQsAfxPv$sh7gJFwM;%^4^6#KbuW?r_8 zYzhB~(ee0$!k~4nH(NsU*l$NNBYYR*kjT)S!ZPA~*vofS%P-HVE$j7uFyeWUseIe8 zLGt|K=4pQ;{HsR@rg5_W(ic09=ERL%q%t5GZYck; zcc*Od=lZ`Z{}$sF6kPs8*7aVUoacWpVUex=A|(V)wMN<|34T5Nma-pv^}~#VIQ1%e z&3VSas^AX(8!e=3r_AVTZH->`N$y*uw8cx3n?`?$_D*ty9Gf#_UL#rhCF`q($DPDZ zl9i*D0ZTt|Jnk$2_02^nzh4(*I}z7u!fZj$CD)B|N6Ela9_h_qBC+6JrZc)>gE4>5 zx)*$z&cVms+}X#Sx0D^181?aG9THjackt*)ordp_Ov5^3e)M8&aJAzSQUV)1nMC@3 zYpy3oj&T}u%5|mwoE7gINM!@KX_j9YR$RWc+sB>lE+ffrrCF5^uC;bZi~Jwbas~*= zpnbm`&txvl!??oIKa+!HKz~6Fd(xHxPRqe^LE2;HVenE($Wey!49+vm39G~!b&{#T ze@u|Tn^8}UWuy*0=H}1Pc_R6~?zPKgA%Dgu({X6nYcqX%N~q?C(U>3jzr7iUdu@f#@qqeCFv{69`Q0y zIAlh|xO|%=^U}4}RbCPk<>m_F`u$nv2L!aiH6;vJfka*_99 zEcC!>tf+)Z(6u2_7kQCX>T-1nOC{l1@N&CSP^rsj5`+~l*O}omm2)428zs-!u&SSt z2-X9)pompV%JbxprCy0BjNR=A-_@6w6VsWw>?u&zFCukkbXKgC#GTg4`#2H#MYcqY z!b0IRsgywNbiS1Nvvsiy&_1U9n@c!FKo6QHS(PMnCq)m7nQE6^SoJq$_#?V*9{q0h z7ogN)#VT9;qrW%U?J(pOGpItbcGO1Hjm`y8&t(nvy zeCOxl7tfP8=1EMOC;F94mHq~u`p2;0wT1rNYrEHoS_ z*CyFE8Phjg3&u-;^B!*4(x{ zK-N>4@Kmqwjgz1*)RhmAFu1hB2BMy5nAA~TL>R+G@WGbza4x`vA&n}7Th7CDS{^!u zLms3RGhX@ZIOz-GqF)d<_yuuf(-)NY1#!_Yh#UMwoTcATpQ$WrU3~e|KEoRwKKA5# zTTv5eMzl0B;4wF`2JADk{Sv*PUn2c^kl^PktV<86u2?iA|7VO9x#V->q|&Ss4YF$7 z1jzTtv+?q{5uxvlH{0Is`@Zk}lNccl>lh?IGF!&rMdL)v<&@~wi~E7s>cc66p97aR zUyN^l(bCU7uMec2}59zA$D;I>w1>T%moJGwxlPs|wERrenX2*rM6k zi7~Owko<6zxZYPd`&9upN#i*!oz6-mrd>l{P(l)<70xeV!8(Zf|y|~rZh0Pi?~e6pq|UWWIA>=Vqel?Y0aKN z&B~R6AR`LPgl*UhIw*AY7_n3Lz$mA=M@CIS8a^}1XyN-u4M8Fb5lRD_Ifw;D18Iay zKzFZP!;m*HUoY%W=@b2VVI28_IH~0m;{a~JOr@rHrqQxguCBiP@+)e-``^F%5tVqr zC1z>ilk;U}%*kCB=QjhFJ_jEC9QfcT;Ff-x6F67$%jrB(mz;#$mWw_?+oahtK0)`O zZrO@;uQxN)#|I9Q_H}$^ub-{7``g#VLzV#n>C^o@*1I_}S%h_PNvT3Eo1>`Vs9o@@ zp=zcUsVmYt>`kbzG|d={=6CzVkc%hzp-}X4dovN!0}MWm?_)LBgR+LkESSU8_Y3%@ z`st3T=Ri-#v*E$McH;qt>1=5^(MLMt~!)pxf>4c1d)n6$YI_wAP!nzn-50uYl{z(BB_U{krenFfkJ5-B5I%c%OYwl$;=f z|6I5llFqv!m+S~PhBGNcMlUvgmAKi2{r(dMq8LOE>SDkDp#G4#kYW9U;y%BikD8;5 z#s6%mF!=AJV~wk&>8qlhEP!O?mw-*w4*yeMWdUITp&`dtEf<7bjf|brXx`|%;iD)! zjX6wdZH7+CC-~wFT>2dTNw=l$pa<1wxhF(CwqE&{R zo@^N9CqFQN9j!`N3R&6$zE4zE6^=t+HbfSTB>)wnX&EZKlq?uWXr}HW`j5)eUps2- z61urOVrL;IuMMoNw_4Zub;Si;jLXthrnt%=Stthvs%kJOHS#qw)v!#Z zewCp+BpRl>p{dk=Wb}~On=NF~dkMaaJ3?G+H`O@kPfw+eX0Q+Ho=SZ`qf;}ff;0_f zQh900(}=^hB9r>*821Jd2mOp}fV^9^LIf|HO8sFflR7wNfku)nGMzDDSDi^M8Z{j8 z)Rf)aT){#E@KK_`(QGpuDJ-{@793%qGi98DKR;no1wXG8h?W=;3u5<1wRFH)qDCmLszR*y}Gx*gJ2KoofD!PgkON1o9H5hafI2Yh^t6=`0cwk59O1P_0t?H=0# zmoZ`Oy2lnhZjBjLlYO<{^QB*xQmkz5AHV5o+w8I^`m-xtWl9(&x4Pyecy*_%NV(5d zn6RkGU&s4%p|dmU7?s0su76uwyN^pSBGFY^@3GO`3SxJs*BXnQvv$2V2jNhC=pX18 z_@W<;&U3L%|?{zgOIDPqSgi3e>==g)nGr`vt$ zGo*X%ZN&X|tT*T5+I?eZm~Ik3fS8XH4EBy?N9xM#ST#$#N%Dy?CN7m;Z_QCxtBcMR zsW+(5B*qDNJL$}}g6Wbfn3!byC_&Sd9VzX$oV!Xj(Y=3+=?t-6GwU`e)^6ri>!D+F z9+f%lqD`pl;M^hM1ks(ac0Nk!yN|~4;O$c1(44Ph1~kf#UavoGl8IgNb$Y)pFSfI) zUB{nVXm6DZb})8MJ!fDP(ViM%J8wpLCeH#k#=f_L?JS6|bMwj-z4@Ja&*gRIsaN%mjsR2R26dVIBVU(~ z+?LmkJ>j9E2+bjx$m`NQCzOdECKfVqr$C+j16aG5`ApYCKIX03GVn+d94O|svRy_i z-zAmtF_qK5Zr8>Gdg0`cN3Sm>^YtqCY+3itzZf$y-qlonKVu{KKDIayfWx$Ut7#&!3@LIaJtHa#+{R9HRSbtikFon`C8TwPnmHri)i4pM?HGDY3zFHs)8E%gAYF zzE=KQwES94znd-pS*`qnZemBChe#*$gx!$)x-R~6oE2a^Ri=}1^KX@O2P@Xz<^di4 z4BVNSt2@nr&PwRqu6Tb0tMyqD_gaxUZY<+errT@l^pUsF%D9A;jzvpodqji&bvDj) zwfk6Ta0dO*HH$6s@p}zF#9Zp)t~z1p@Ks{ZRuEe#7RER#x1N@KTx>By2Jlx7>)SnJ zp6b07Tx?mS0OMYOasTKn#r)sIu8P7gA>wHh?Sgc@=a&_=5&g4+<%4s%n5BzoV~qYp zE!nQYIYuitO{G%BC+YN#^!26L6x=MARJqCv=<^0(*eDlr8P1TnuB*exy;agB-BucB z)Y7;|EbERzTHRvP^xEJ}Xs3%$lyxterso-oee0}Ft!*po-fPR!IfoW;Xwl!#&di1H zzeC7kkm^EwB0l;@_Z*~(p3QXd{OdY(nJkJ&!O5GUrE$sWfs7X4ezZb9&M~Jv^NA|X z2j(f1C3Erfm{h}V3g2kU30WeLXCSv^Rz7z$PgYy_g@|VsS1Y{Z z>|&2%T70FFzu2dIu-K*O7SB`o#n&mfF0NAs?dHXEl`EXRi|_=rqQ3 zF@21sdB-53#oV(cSjT>P4t)Jw$+=6;InON=9?KBWceOx5(yKgxUPx9ewDW*E!Eo zWv>vqADCY$c9htk0FL1m!z|A4M(;ky+Ko;DIT?|Y&KY++V$T&>;L{u_hxtIQkk>jb zhnG4EejvZ%cjh0?jd>k6I*o^Gs?3M36!RX-iJ3ZY7MD78hxM^lRl?(j$M{3v#p=yG z!9Kyoif2pv_ULuzZk$*Acy*P>Uh=|%UtKw`=z;<#Dq1 zyeEwFa-R?$H$BFx1z4?bRdWs-J9YMKi{s8*d(y!leniZ1YUg;JKUY^)l|Pm**E*Mp z6^G}>R#cTfX6vlB*NSsGFNyh_WrtUZH#!Sr*2jwvUs+Z3Sjpo{ozI9j+bxIlV+Ebw zs=Oy?KbRjAP|BCZxcw1l&f}&ScbMs^ zi~v6yGk^3~>X*?LW0mQ!@EGmiN1PZpk$-_ZZ1`0U#w?p#k&L-LO?P>t-&bFB0Ot@F z+mF%8c||vyUnc#pYLWQOcZ68TdC;-S{?DTEu;GxtbAglnfi9N+3OPJSH7&_itV_xj z`;tbDTArz~^;Y$e$EQ;DQ+riVWNexur|FT2nP&6ANF({hSwFOjN1ZpmvrRKcp zlr#@Y$vBfm9_RbvXnM6eUsV_bxuM2$#|<|vz3M7YHCbP^<95+i<+;4sEpA_5)ponM zzN-0lapU&w_AiRF(?80m=!_Gm=Np}Q+1gn#-{`EPHMC&XW#?P&1vSjpj@HvY+rB%} zjOYfx68eeVBO90IAYNZVKGAQWu%GkAuE-*C=%1^;m1*kB+XXzpi%; zayc*=!V2P4)V6cGqzb`TkuW5GIwrR2l21)GBgZ$>ZYSd)c2HaL?kSg@6{k|AlivF8 zZhP|Tx?lh~geRG#j50r(_|vwHkocTP|q z{BO`fjwO0f?x1pAgmqj49iT4xj|?rff0F*z15cM6O;c>&I6;jcOB<30(N}2mDE%Ez zQ|RB*74^Bj!J0*=N9E*qB3&aj!4BVXt>jlms;jSF>bbh6hK^bN-J3=6O0mXMv-ERm z;fAd{H`aK>rB~L9{u@`{bmf&-fiQN6pcX>D4E^Fde7E4E^i=X)*x8uKMf9>`XXEyr z;?9;W8@Df|Wv+aNxhTG7*)ec`};QR>j;yWvEJC5i#9($(Q_Z?;)hlIGQ*Nh-LBrph_%pV&^lg^ zbK1|Nd%ssB{FNK;qO@zuEKBz8mh>?>9b2utpY_ZzMO_PL^#fhYqCdQ27t~8pwnDj`TfM z_R_vXee8bSW5&aIhl(9xc`~(NO7{cvZ*|FQCm1pRXk;MoaowZF!&nKmdiOYty*X&z zHHg(Gr!w?6lc5@sl3-EbxTYH+znmQTytXw)#O)h*Y}~0$*f07)FY{zfM|B{3`d8EE?K#KvuV2IyE=`ZJD`HHKaz+Vx-K`Oskpp!0S)SqGh2 z$I(*Dz~{9G^brxa-l@s^GkJYf!}aQr*K^}E<>!xcHtk&~zhotyP3DYAWRf3D5xW3= z$K^P2VUic6qAW#@%i(DIIlnKsDo z38{_hlh~kux==YU+c%uu4Q;r4N|*e`RQ61RN!~M6shw%St^x4&S$OMIMS!=PJtSEG z_}#Pcf0?oZUIe%f@RnJ4!&ISm211gfle*;Xvv7GT7jPr+-v@l{Ed1&zJ>a>3p9B2* zS@;s|Y}5!|V(HffyxJ)utcvOip&PepajHP$3@f3vcIg!+xfE$x#U7?ubAV+8)-Q1G zLDSPyC`OUO9d%a3Oia@LJerq{YtNogBCZs1A6yj2v}oyCI_k<0r(P7-uEh-^t{id0 z7sWBHTDsPbIve6%z9_C;iyK7TT*Uq4qBv%gmTpr=9i+eHvlqp+YjJ~!yA*NVvvEBR zwwDL3TroB^(!BkiJ2q_HvSsUCgkZ7Wx}CD;*_HfyjoQME+neufynFLbv4w`W-yPYx zBoFg^=1h_e2->;sYv?<&5+*D`CSVK;bz}{ZjsuqLfADBcfDcE*ywqdhPkAs?51{wf zsv*PNQ%eHOZq}WX;OxwfMXN;U+0l-1#*y{)PjJblV~p%r75yg~Q=KLbR>S#rx*FQd z`3jf(%{U(`3rMwfo8|`eEpr397QSmT<)7kWF7U-KO>yzb)Xfu&;!uo6E23ujTU6Y-@KWb1#Xg~7m^LkC%3i$LW4_dPOy&-yzm!6>epr}Bk z*Fj4WGukT>iR9w56X{w6!;PEoxM#<%yEb56e!4%a?i9DTHEq8`>&JT0j=@n*Q7oyy2!hmium&@3{Gf<<~dde1jc{7H!$MWy2lYH#Rnl zRc+#Dq`x@%jSc=gmahp0yen_gvRifI3QhikRmw_Y7tzCiPt)`Itp8Y=(O~asu&n=Q zX;y=&8Z7I7A&rwor2U-+%le;5^BU|m4VLwHr*#_amnyUlx2V zyezP6_0_9*Uy-t`9vZ_?AjD|D3&YPj4v{N*ufo{eRv(SG}#bxaKxMo=W#n$fnBrIlb1J5Fqh%h(f}b)))2KYKj4grA0uN zZYr`t+dm2fgbq6BCh{Hjb8#tt!T`#E^QHUDpTa!_7P_ z+;|=rwibbxHsxYG`LH+qU^vIeE5>>gWU9$jXJ(O4uNWOpd6?1l76Q_d;V{nUU{w+2 ziL@Is(^w#4Z%I#^$xiS-U`wQf&euIRR3kT=vU_DDd|y48 zFI~&v{9;4vTYb;^_%~QrDb5NmRUYiCmLF~r!h_a@WGa<6X6$jgtFNiMdE>ng6Jr0U zMUZ24|EXG9soZh2v0G*FOGB2{>Tn=(NaZdHQ)oxzA+@NLi*&R|wvNVoG=EX6AK@s% zcg=>2TK5As2w3w)u%gzN04H-h8rOXaj(oQvU&PgaW*o{vd=&9le{MX=1iD+Gqg{eQgx2l48@v}$*8nO)7BuCkatnW#c?{sQM+40vhrRo z!nRRUfNFKQ1ed&ToJ)rA-Gv>q0O_G=oC}b-=jA<=rOg92z$8uMG#_#k+S+dn424hh zy=GvXhI)E0;bbI;t1Cs@xa78RYJc$_Y+iv&80kr^eFl2~a{e;N4?5W89Jh0DAJ^)2 z`%;Gdb!M)$5jX5%@hf1>Wg?kWV2rD$vixLfBP2E|f7gH;eBORwL*wR_rtOV8TejXM z?znryhK)OR+=*?u#y@QR*gHW(%qz_IT4e(y_?7A7c3A5qD{x8%y98KclB8|ShI(h~ z18Zly6}7$+QWj$`g%9#pGBu9gvy(PH`9elOKk~`$3^;=Z`A$Y(Z?Fe}xkzjOKSTbe zwnHI&qA{Km`>AiP2P-@>3*ABA~O!Xlg$6` z8(4Rt!nrFH#@&)&+G6hQ%J#E2ySFL3&pO=^Wye{&d#mDb-<7!Z9Mkr;Tc7xFchL6X zjuXMOX^l{(eiR=xB7#jLUudg>(zZQJ?xJ=`Ke zVHOoA?4lxtTcn3upol7VLMWeC4DJG@RNb+2j%u(Ms0MdY!f4Nfiyp=428R!4)OKDi zw6iL#GSmY5ww(-e{&44iEGCImglT&ZH9&Y9({{woVRywsfBjJ;J>YBW+v#zSC7ulW z+AgU!MWSs1K;Km7sJ~VP^=B%hzMw8rJ!o@-+lABE?e0c}KO1t-R~p@7;zspucdPQC zyFBq@l^1{HUZdomea5{97>C^VDNno2iPzNcxbIPZ=r$!3^=)(-=|jNM)> z;H>PX6-Lz5;$oBntS$>f_E6)ZwQLjbKU7;Ltv3gbD68Kor1>Zl_I@K!z%WJPw zBfIIYk#!wUR0qltZxgNRWdVO}wYoTP6~ZRbq8{C2a`8$DddC&;)mEzW0~N^K87dg5 z3|tK#CyJq*5qt2eWx1*tT)NDtRs=6wrdQ_%7cS$}(m;+{7M#D#9r_DS$v~Gl8)RYc zR}#1mX&s>t-YE)rYez>4u-CyItH76P{|3B#;F*DEQF4L@E|qNV&|sf4baV&jdg;xd z?s)wjebBn>ZzFuLa9MJM3+66+e}vkTc7KHXaVHt_hqDYRdxIg*zk}}_LoRunA+L@w z|RvOvT2e3TSggV`tFDcNVHcq~$iF(FheSP9rfVnqjr@cHckxJeVnz zH%K-l|#O+Ude`Y2w!MGIffWlNN9^ zkNbXwKPQ#G)V8m!)L_gj@Uy$hjfITVR^}(hhn!~!7h6}h!X9J}l;I?mE0rfw8zu&W z`dEjLc@vgQF`AqkhN1 z9k1@li8ogSZ72HZtsb<}ZB+hE&6aSaemP1Y_T0|jjC9xQ;|Hwq`c7ZbaJBsa)8R9} zxdrv_@Z}7fx-6iPM}o_j9luX>al=H-RVCZ;?fcb(kOKhSE`ZPPNjwxhzHOH(m6~EN zp;t_K?QP{olb_jTWJ>+CPrA!iIM*|`phu*(hwQi}60>k8$VBRQrOG2Js< zJhI{-$%(&QV`OfTI77^vO(*EJIJyUYY3=;=UwtD_Vch zdTa2Y&obTm-09W}!&dnN`|{eM?LrqlF=fPuN2pJyd0oq|4MlRhLfgm^yP|^QRp7)jGk?Q>6$}GKIzh|IdB=@W1-l zH|_TYZT9VynvcR_S_JRo-|V@MKuZR#-F5>?{3m5W+tLMWB79#zcoJE1MPgy#r8aNd zTu^ziv~hp5t=vFB7lT%DzjN1-OaEnI#c-jKTTq_(!^60T_vQiEL#!=3x4-vcN`n$Y zLRruLa}Q_47EilR818+z-KQHyY1@ds2fTX2MCf64zxZ&^ejDexBH+F@# z(-YF7gxW^=2lUn&pVld%HfXdJgUaAMpA|!qY(8I_;6*d^8C~E988ab29L;1dgMQr7 zZ(7N~GMG>PWc;{DlHZtsHUOdd6EyU-iENxmckJ3a&w$nf7x0GN6R=QIOe;;n&@N+J zhc9QNcvT4I*sXdNb((!HIjjunWg665w1ii<22oqgHvE z?e$D9oxsq|Vtg>}K_C4Qw%BJCW3Xq}^R1cG_Q~{sx=lA7+BEsyZSP=}r|rGa&KkDE zn(jK23W2NQ%wFTM2FQ!ALo=*PzBYbNlvo|=NkcZR-^q(F^X3cmQw~l6 zm)E3vM_fC*j0Vs8ow!Kc~;tMM9_DONsYayYrzLAK>8*`e3dlsI{ z_Wn%YJY+vXD7P@ndi39PuYDW6{_WY`(fX{tJ_alcur7wPu}xaP^?0QFDQ{q1LB-^1 zQZ}naT@$JAkLz)Y&C9x2p3HZa0P^&>LtcpXm5l3?H;=QpyU4?qWg_*RF<#D->G(h7 zE5>l~x@ViT#4$0ky5jT_`_ZLWBeIBtcVDD6vrf*qzl z^nrMDa3b~UI2)@{vpEaH**5ZTQWsW2LY+06L-Cu`r4X+bRzxQYWVX|!J~Y3uD?@(f zBX1ObyQnJ$x2T&vv;-|)91$E&zh-GmxW~OJ90nEaWnAvWLt=59&SdgN@${^C zKzN3Pa4mgkP7rfsNZ`a1L^6bEow1e>(QIYJWwN9jPYq_yx0aUj*O04mYoq%f%d_6E zTA(+hcJMiI26u_D&)va@Kll@Ies2R)S*iQ$hUYdvfAGJAVPRM|$A4L~vGjyc;BRSW zfVXt}w(akZ5aL1m)BW{i;fjX5-&q&d=gK;{c*(-kWJ%#^*NTbM53yq{0u|joAq|s7 z99}he+d!(W#$7^}|0>14vRJjR&XH5nHPS+VwPHhx$EQ==HZh;3c#9E>zkvPk!Id#wiMq)9@3cJDuxxt74tnm+8S-H68Sm@yHOjXGht^Q#vQ<lLCwA|S_8mi@5PJSdeoRFQ)?G$s6T`AQ7L912D1 zZoQSjp2Fl}u(ON|m{*a?MIlC}<1wDvKgr0?hR0KTCrv@A0`uw(V=&NY3>cipS_;`h z(<**}|5)SK8*>^#Q>Z7^KjO(0C(URjR4V8=%i3`?;8-xbJ z`s-(5QNq<1gn4J&&-e={6nM~Dt=K2gTasO2i@yudu5e6qv-wCmn&vQbVH%0$>(_=2 z&h;#XuAR-FXt+0CgbOJRxPn%uhKVu>tL0g8VV;Dcc%F;!1~pjpVwjfpWbs950b3hB ztmQXb2B(#A5nhz1u#@DXv^)7qJO zSV4GDgU$47RI6vvMQyb77a9u9{_p{EP%85KLk3t@EQSt(k)ze7dso~G?h#@_orI}h zvxbi2qd2oKcC7Ua*7k4^FQK%f4l`lKQQ)UxOaBbSq(K-v&9!-o2}VT$clXFSPzp*s zE)m@NiPU}AzYn?&;KZ(0FAW|gx$DTHrAn0?y~4eh#ZC4XA$ zj9f@tc>!3JXNtw^{W$@P{UGbIvYJLzm)IYE*uOv29_~aRc?R}}b1n#huAviegMA(8 zyxQ)&?WFKJQ(n5)XM_$dTY`kv+?m%|F{i#-ZE}S+z-dAX^L?@Qo7;$w{Zp- z=O9}z)6zz!%)`{jKRKT29H$s3wRBgHx7$xZUb}LfSE-Lj{+@AsQv`f$JY|{~PvuS- zp%-v%y6Xl)dc1@TN??{>!Wvjfs7?~IV+XVV)J;qn13cyk^|wGzK;2(Y@VKeZ&)&DA zYlAk2@U9U(b=Zsdi^xE3pomPQgozx3kYh09nFWKPz(774VZ^9`3_wRP`(?x^@R0|R zP!Ee#{KA*v#=vnIg%3pPOwb9?JgLMKHBhP=l%$qH!yrZ&(ortpj-k1u)uvFrM*WyC z-+CbYw(vIIW6JgO_FVr1;25`(0>2yQoR}ldhb34Zv67W*^x;mQ51a(2RF%)Lq?FE| z{b+9l@<1Nu*5ZjF;t`2E_cU1yo1(>BqBq>`w^a9rA_Ki)#!uaB%$OD6F=go}Nyb&F4v^q`7AEd2CeGlT%#Pdwo}EIelZ4)_mV6oy&CpLM|FX zOF#SMA;#n{WlerNkM-qF%YgaC24eEJ$j049KwISC?x5x#*nL2APwYOSxyC(4PK)0Y z)Z7Dm4ruO)Jx1h&^!EofH+cU6%{_4c3C%rmzfo`U@4Hiz%)bIEgT{FXT%y1~1Wq=j z@igj-dc4j1FlvQJwGY%Y6e?xGN8mH`Z<5P)#dkG;(r(>#X4fHdhLnM00eW8{gHdnH zAMoA@n%#=g-w>%|9pF@uD!eT;4zQL^&81LK3Qp!{;2Na>qmT_&nEX+XFI$h+1BL_U zppD&x*Mx9lg_(=9Mh<6MyxWRB2HHTsO@n$mQ^=+mZcI}-bO!FW8<~qC&wUcoANAy5 z7FUhwcp=wPY$arqgn5VAs^v;ug50Sa)n#3hbwx7pxBmU0>osj@A`40V~*yN#;=hV$X3no zA9w5;#7rsFLQBVc+J;DImqZwURAl_G_E|Le{P91u6=*)kcn15zqx$7$Is<80rQ=T# zI{&D@XguohX})~;8Z@5~zI~dHhwqT)%iz@pil48w>Af+wi_Qg0|7&dzw^i~^jPm}* zoL#|P<-Ad!<1fPPV=4tf6N~j7-0Ay~*A8JmoWtkFOxXtaSQED)GQcVK1JY&GBOqq>W@JdF)&`drHE z_k}ayZQXu47io?|8`x$)W`+4hW1QKji?=uH<3r83VYQKsw{PU*LmRm`lbu^K?0AvF z{2~*_?PDIb{0bKz`U+N*I1|#vy&-+PJ!FUvh3HH)_wU3FZs_br?IEPY&{laucWC2#d%E_0&>hJi$$vFy$r;(!*YZN@wu# zK_j61q=E~$f)pXr%>8w0D{HOgRt%ETHG@_kQebZdd6ce=s(vt^sd^A=bdDlI6R|#x z)4Vge0Uhc>!~JQji<<8!V)SPyE$L<@28!XM7@FL0et%_cwfL>zZPwP9<{}>TVe5;+ z`*Huih}J+0->8LeoDCn=!iQ(WC$;d&>G1jd*J1y*4$yVjzfl(w2l9*bSIA7&BKhl5 z(Dn_f4#PW+TkwL;TD0)GwaxbyX|FZ3h<>3FxBgpt;F2YHzoEqiUt~aNc~)~NRsdK5 zUd>${fYpK64q#DNs~5121M4`j zj%!%Qfpr|Q$ALxNY=6zr2ek*D@l!isNY#58oWvLcLOla}mxeIA(2yVtbkGP|>iEFl zMhe3pkD%Ar5NQzj)Rs8e|4sQ(*@@FeXaXt;u2x>^pnJVnLu9_Wv0_C$%z|#?p<=s3 zuJ@M*Z?t|pR91gUOSI|*|0Rvj5VPYcsXjCZXF4UJjHA7#JJcjIXfX@j2QMZEy2Ax4 z9a4A5pmv8Xl@5P*s5|@&`;_MHlq)$3v3RVFcQpP!6o)oGNof-GqWgZj2cmkK=pTss zzrW06vg>lYHj~;xJ?D3vGb?#}7~D*Y0ngRw3-(hQJv}g$V=(6AnG1^Ml$4g+h!8GR z17VBW5zbd}TLpAw0@Vm=M~faK&Vx4SnBqNzU< zEn6bng5S{I4aF&PbFoswbv}kSy#be{ryArO7W{>j;HH zmH;zf@)(*d0k=%TW2x^=MCVF^5qa^$p~jv@9=0=o8c`d?Cb5Z#>V}>T$<|tbvWeOy zs)u<(`jGs!D6SMPi}t#CTGBrF@#RNRsQ3BMTmtNrlr3 zWy2~Ra&*b$@k~liQ{PnTG)@e$R!*l)_TOLiJ|UGytR?EBKKSjCUsMWtbkHdc5|*Dhw|$tYyXPxEDxd}Q)MzKnNUCNc78GfBRUm{0R% zlDvmvOz-D7yz)!1wq#Pj&WJ8{xU7+ZTu1O(`YkIg^#v=te7T8&5P{yqF6RfPQVTQ0 zkr&K`@86+uTN^S42yXV+2IyGR zeIDg&Ot^G<<%9kTv-05%Q@ETj^JhGa#}_&n-WSR__^Jju7OHPy8y|l7U<-}+H5yyn zA$7Cb%FbYJ)6@(!Ce;1Eq`UjqVHf8&OYtC>J9X^(=?h?qSL1Uml|U(2jm+$KJL* z9M@b}{%W#GwqmAx(TYr}^5OwB3@Ufz{|y z>!Hue2QOMVXsr*E*Vge(zgf4xslg^LNS(0^%(iD^R6~CGeNZ2jn5<}{k@wR2>r8(3D;Ks1 z@)%EGnU-xc6K=3vJgV4vYH~5?Jo({xRxYM*V6LL4@^%UhOk6A%Q`p(89Vz%I=RBf2 zpc~e~E-BpYN9m{qwf&rtzfdCLvUD^fhxxQo0=)qj^GYk9N3K7@tA5lqPwQZ)ANN2t znC^3QFtnV8>CuzmKPXu)knY$p=RCu8`%hp;Ol!tMn+zEq`v)4@*TStZ@?{bvYfwFO zcNvmo!<6&SVB?Ke9;rbQ+0?Y>sh@@RmqH4WFSLI-K@M%CYZ9o=2mP=QaX#Qs7xxEI zN+EP_Y^&Bo+S-NEF17UMR6fH5*+bYXpT@_ApVE2|+NUs!dIqQKfxXL$ZrE*=$y}JP zeA<72&^MdfTa3BdZlVz*rM+j1(*dp!uYrPNYV9G=C9T0(i+08aKZ8%v!3dhlBJ|{A z2Brs$2aLuW=-Ch>S320hSSq{!p?TQ)4MF`0yt#qbIyT7%$&>3ISc9Fod-Mz=QhVE9 zz}|)0vQWD^yu4TUSEQ-!&s|9^TnZ9XDP~+E!l_nyvt59Owqy+YWPLPW)GT0_M7c

8EcJ3)s2%Lf2@aB@ zco&Jz0-;{0`3<3^vL}y|C}6Zqi~H}$Q}9>@Xr4R&2Ajg{P6P5=XO`lfS-z|7LqklM zb!6eSny!r;9`18veJ9DXG~;ZA&Xf9`>DmDr&v)hF<*}SdATonxNVBt87GPmt6lN=( zpoBkiWquQA@+r`y5bp9*9e)Jx;j>kOst>>5*M}~-JwK!mFM+Sw_N4FccqdaIgpCeJUzFi5LWxm!cBmi6rt5r4D2Q$5NHxwMMsRv=XE+Q zM0bGMFhM>NKgdap$l*-NQ|ig2wqPBk^p&ZeTP<8V6Q-~0pNDM)4%WEC7ejYqmBR^4 zqrt9m6U;1dS=jRGz$G3XEyQmp-hZT_|AkA#e;L(5e%y(;@zgf#BU^IHf}03YGiV#uss*rA zUD2AeGAHn~k5_`NrWN$9T2o*x_N*t&$0f8TkRA~N{}>^f>^IXddx#>=v@IONc9eoIpM!Z!w9{f z4_qVJpP6T4FV$bkmheyP|)xXA&gHG^GwC)Fwg zYGjS3Wg6T&jq7dlYPeqDdS`JdG>c2&?bEpJP3;4(Kv#M6S5~t`Ier}9tab@2#L%V#cyAKg z&g5$yVWwAEgBJcX>KLpob=b`eW&yu*=_r9ZOI6S-3=lKA6@+qoAMF zC{WB&s!>3GbU&jDLVo(3@+eOZ(3y?>6P+_TXY}<&EsQ-^en5KKU(`4V-A22F`yt>P zGy6Y+Gtfi}^!eHuXhP!)G>+iCcOk;Mn3J4cC>!j{q~6OwLe|dsS=oB^aGw?L3&scs zJqtZ8-LJhQxPLbNd7L$~I2XJ&sO{0%V14U8e|>hH)b@P!*z=ta)0c-X&~dat$ASFU zwLr%)TMp;}k`?VEp=NC#aU2T?kguXt3h#%Ek2le^(+SKes%4@YCr#%JA70pl#uoEv z9eRvBfVqhFo*i+GS$lv1iOd6LHTy7QjpkEUN)+w3Pe`csll9%FL4(b-A zd+EtP-bU@H!-!?`bguKWD+aCYp<|RPG#ITJ-o(!A!WYHsQiJamN4Yo9VH zTZZm(a;CLUnbbWQ3EARQ8m8Pj%g=vSO>?>*Ii2V6S=jyw0rQxy1lcexjY@PZ?IC(Pp^erMLPOeUQ6D|W zqGxz?-`t5;O{x38Q`s{->VHUk#UPXV)70mj;eCp$LIu~)|Eum>hLu4=rT<&;_2GLD z-!V->!-x&A#5}7DqIb5iGNCrpdj?2@?Ty&&G(x-E1nq9qP?*QsFFaq^b_i!BLm|AN zw}S3I&2dBjh zp(a@$9bd{D-$ZLT?WB>8SvJm#xU8=oK2QJ4;Us9ToU!>|4pI5p*GTIC?t?x8r63(y z4n0p`W=770rSPD30*W;h@pRlPIXd#W80AMNO#!OWr~V{;7eMpGX7W)l*MBRrSL`7T8E|<7CpzNKN)z>IRedAgCOexfCmXFl{(S$3pDJFmDQkaOvT!covrLc3ewn0V=~ zvb1AD_8{-U%n8*k7^w)^lDE=$!+6@uWk;=2h9z}WtzZR8N3-ECc+0SMnH}S^3mj%I zx$)Vucg%$5GT~SSS`Wp;XSWPLh;{7+SiQ`9a)1RrMvb}WI8@t6;l#tII zdn27ngWe9&o2{_oR#y~8lYc3{kBck6)w#x%#X)WuvsJm3WZ;~a{EGKr z!Emgwf4JDTIj5xubCVq0ulAGgBtPw$^y__C5kY+B!;|>&XFOBz?7}k@&u{P~{yc#v z@#p7wM&Rk~8{R;<+J^c<_PzaB&-P9yyKC(wY?x~ri@xr9_Qs|QnEKo>8s`Q3!kR$q zHG}p7uAi}Z;k^H{rY^Y34wfaZhYh3|T6y&ZEPufoTG25CJdi%X*D09sAKarj@*qF3 zTSEW18~ZhphdGl3M-A2-6~ThW4S}!Pj<2G(g#jmW9y>6=7rs5PB?!9D@6B%@cm)_B>tx36RTPE8pOH7mPfA5Q*0+j|DM*=ZAZ2Nu zODEQ>AT8~)0d5P|rTK~W1P@86*&aF_gjPrO>qi16*y*9S&tOff6E#*_(%TME!b70KE;7{4PQsBM*?rYdf)G7=Gaa zvKbYUEnPeAK)zNZUlRxNH5Ppbmcs_Y>U@*bRO6~r#rxK)LX&Nkh`Bxq{d)zsj2xu% zaySi^iZyOfu0tDLYFHSmK}(Lg92<7uWidCE!YD|!o!wMA=^b2-hL#|uLtDWayDiP2 zIue$K!#&Yntd+AB0QQj2?Bz2#TQ1%Y_+a}rQ?O;@9rittPVDiv+3@vvx7^GgjmWH>R>wpIj-zScME*mwc}po<67in z^gup_W2Hr;n;XRCM7UY51P*c7;tbP`J`b&Xs{mveiIRZF8^L6Y0!8vY3amfE^_%9#ue;58od$2An zE8j5|)GY2r%~{c}kLefP!MC!01r|)j=I_|*X`=x#tygR=vW#<$#QRmfyQdZ7IlZ?l zd7NvQ@iyP86?T3U+06269=nk%p?K>M@7RHOA40qv4Z41z`+E2f8}Ppa{_8)t5z(_A@rkiCWkC!*9w>j+AwT?`*kbk{6s-s!4qK-eN?2Q7JN9}L(55C6! zZZ8IwJIYS|E8L5fD6TSBEMHJAtuGW4%K7EdMX_=LEcAv~@R-|r^5PHwg>xj_su9;8 zAz|7&-xe7=x6P`CUJDUMx<_TOVC9>vL09PC+z`Z_$?bEv;g*DEX9 zG3T6imG&8F8h>rgDs5Gk%dZda6&x+-6W}B%+o!7p^jtFgpl`MLAk(PrpfO^kgVWH* z%V7nn9p*pJDW6laZdkq6fgRYUYyD zsr*ImLWhmBF}beNpdWCA0Y~&{9AQYG0)7wcR*=SfduiRJaxNa?C!^nYZdhi7{nkfe zr}RNS(&k>BssL++Vt^*gxjeAMB6AD%ozm!I$ce+vw9L_s6=2xr(q>)u-?FH_3dW}Cm(*y}EJ>=6z`{k{Xhlof2i2A+>Tx}m0 zKs5@C1%HcFm%<%d(YO_`(~-~S$(|OcQsH#+n&zaQJmrZ`FZH)LVL5;`U<`)v_O2cG z<2(eMC6z5`f_t=f$F*H^V%@ECeAp2i5m4Ykw5mLC^v_Fpi#{XdtvK5QMOmS zc*kC7-V?Qnv&Afk+Gtva*4^`FF6Ry89vF?jQPVc(4^FC&2eqP_*ye*pu(s>PUKhM$ zk13=?OmnTvr&stHa&wK}r+*W`UKBjv2ykhKlBFhLqus)9jBwj6k#6w;Gj<(TfVZv) zY(=O-zXv6C1E4z)>ia&Q{v6f@dRaeKLo1G`W)9Q{o|0uZFKe{OUV8R6G+JJ4IE)kT zA~!`_B=<{0!jIAJ;4H`9s=b>Jv~=rF^-xK~fkP&F$ro6%gatdRc5S{d?RCi6O+A6^ zh~~G7B%EK`Qnmwowt^IeVby@GW+B z1Lk%34F}Anct!PsqrYa z7g1*6n_^*$Jy>EQN{r@O+RF!bzBEKW7PXPn)CGa;@a7K(O69eV`ek9Tqdvkz+|bW@#W}KP}@Sad226d9H8h{P-I3}t3mn6Ugo}Jpp4`CDPQtI z{e}G!Y6+FI$%r8XZtIbQP$XH-F2*=&pQuixo)XB zyQ~v>sjNdhcFfP*xdZXPYt)!8dx^(<`dip3Kq)xrACBM6y~J-H^`3BsxJYhxO;?&v z)TqsQ(}|;)cJ~)O+LoHvAqQCY;z}##o!9_^IA8# zv98CuX{1870D`F|x9`!vVO?(-{hRN6uo;aJpruC0$3L>Vn-C;6gR};$r_UAk%q*35{ATj@?jCD zbVzE)5LmY8gND?u^ce=m#n3PDSnGB}H;u@P z8(3EG`}%I^%b*7deqGg#(V~rIKFyjfMc2H~cG1ngGH$EdP&XnF_gHO5PQ`U)d;!@L+rY~gR_3t~QC+FXZ(Q$)fW zOle$`^$NSyU8aBJa+Ejl4YbpVb)E8sMnK=RLC2S-dU3+ZLC)Qxv`1ncvtfJe8JtP- zNZF6?DxfnpkmJB8>*hzxzW9j0nPmmByzBd@ljtQri*$_E!Y6XqZmkbD@_a;K3rbY- zlsGoSc0e9<)V@8`Q)69s`M@Vet3+!8LuF~jddt9 zXr9RZ%YIrDLUGcZIds~-v6+WCtg{D=??aye8+fG6g?~Nzchbah4SAV)2&X_Bl;=1O zN`4B|2W88SJ8?2Er`f6v%l()e!kGgo3s_zVm<@Rq=F^PlP|UW8(BQz*Lle%gXfijk zCY*TC6o&aONVq19W_)?*=f$9`DLl;#(X+iDwFvH!1MbiChe5uOEX3}6)C_w5z5g3% zp}iT{4+=6inq9z@0C^AkF^6OU6QiO2ZFcV1H!NtZmEa3U_ zK}$e?3z96@;;%q0!foKCb)dvgX%4KLLFgI%?Mjb_J$OFO9U~cy8se8L51|i8qd|iB z8?<}f9%IEP@^TksHgw`ujckpD*P^fV>yJ||vk#0m!LP4Ei9(|@FxnyAsf5@fDz>t4 z3qR<|KakeYuebVYpj*Oz6d$FhUytu5F6!4ayV2{uvS0rMR_;PLv2O)*_+fiMsBA%R zZk(a{oq$+_af+bZukRdaS#I@-XF!#lLEA4hvrNA}W*|JxS*Td0>(__+NVm7ohjqRZ z8-h6>%zP$6&j-CVbkF_zDVhm4-hS}W_gy~Wto8Ts#hg#{jzr{5>@|v(U0{9}EiKke zXP5sY#C2*`NUPiSJqDwZ8z4_!Wdv3C?4LVnn<-+3?AY_f9~CRn zJFTZ$ZK9Pjh=csmgT>Bv&aj&_65l_8moWk>O!P!llcgi-F?k!pE@fPMGPm3eIq*og zx1qp6-&nT?i`EbHfXh%D+RJGlFyVLxc}445376t1m{?GKqJiT~$&+C9wH!4-MVr0V zccOuDT=Mz`?V5ld8K5tgybpO!=T#Et@)&Ve_rM+JzojB4F($60I_c>ShEz56N)C42 zKIo==C7(iHoB<(GC}6X%_v?F5F66hyh!6WFmxmz@Ro(rN6bk5=<$JM{q}!K)cRE9~ zk3m^v$1>JUWr1`ERV?fN`pM2FCuYWwuLQ?okACRg2U+=t%0mri?hiO?K5Ds|x#3E7 zU$txY+yzSd(aT`hg!KJe@T+(-YinI*oKIcrw5M-zGOt$ag56kGO^_2@kS||#2;Q$; zoK{=wzJ$}Z$>$#>EuCKEZal#qx9a_-{h{2vxMfs|X?JBz+)~r1$=e(AA-g(aX zE%Uweoj11JNZ8l*`}UluCA^<^p3PUzub5F6T`TgdA&)zp=ov+Nawi2#x~Io9zz<`4 zanNE9<+|CcRoOOYwfJ=GW7(PAsE8 z)4s`>wsUT*!%+xJ>g(%p%1H365IR+X&bp|Zx5TijI>S|S;|;TD?hH24Gr39~HfEyt zTnOBJg&mf2+E)=jl6@MQD`DC5CVuA{R(or0SuIz~-%l$*qYn1!`8_zF71mGkYGIYg z!)4Ey6s$Xgv3J3*H((XY0?#uIE>}O!#$>i@QSTn?ak;j->@KM8@nkM_IuHA#TU-JC zcsIeF^8eWjE#{!DuEF=b;dCHKtEN{+z-@H^je@Xb-)I}Rrq^mRmF?AMEV{J82C+&$PfGU_U=q$ovq}hoLlar-z)vlyQ4oGEIUT}PVfrTpb*0tqxpQs zzBc_f-@xY5jj*$1(};m))-0|8%gmTnyL8q}t!6eI(eWz|0t2DXVLiz)Iy-=$V3{>- z)+VfK5617?aRJUQxS-nUVgoZ@WO-G^%$KP{^47B=i$fK?OR;C9)p*x#96piD%RHv* z??6vk@qJAQ; z8Rk4*d2G{x#7GiF&(NALdiM zXS)pYX)VIR@FwV{w3JC)ZrIkD=b5iL%ywcdBjHgy^+{1)pIwED=(2%O*(iCWy;6M^4{jo%7?uYM)g z6g<}%%CDxsa%}1o94k2g!Xbk%fW9V4VJ)zGw0<+k3Lod#)+cFy&7H0Jl^d|Oh5Fmn zvtQ?|c5yhZhz+^G6U>W~-CFJAwKYawgln3GYsgs^<`~yt;={^UH?%jH#ISNE3+1Ze zXEuDy13uV|?3lHT$%TA=`4h|d@9p^ z8F}sFW!PPTl{&5~n0M|KQJ6!c)#!F>An%)x_h)pUZ};R@&v{LR50!`I|@^O~C_!|!wQTh1?+ zjjxZ%Z~2<#it+UxG%i@nwkM!P=JW50Ue^_s*694+k6!G=NtcUucA|{Hx3@ub{8sx_ zvt)6dHoJBniJSqMqye0f9K(wD%8Ggsb{_-!ROnZT4^X!z&U1Z=^T{Wp=6>PJn{nJl zbISQMeyLkH>%b8`iPo(zJ`LI7D;j_tKEqUj8HSZx%fdYuFKLBEYs}_%UENoYH`1$+ z-lrXWS8v2ea@AN%HBlTQd90Io{BlDwJ%wJ(UG*1u^PnfRbZl{HMRv$N(Gv^YcGxYA z#M)3A5$^FvLUwS=xqPXEhjlOxD^mLO%{U(|vo8$NoUP>Zl#UbF_fua}G_b#?$oWh? zMleR3O!5VN`s_YEI>2G%Orz!~f2Kph*sV|R?;|*ZS%EauyveI8*~%EqYNvWAo>)Ka z8SK+9g8q@77yF})rx)Kej>q^F<9M^5W#$`jfA_C2`ZySE_Z{yfywHzf1qhG!>>zp# z!MNx=9NDpb&dE8d>r&TxV^1vdt;v4gZRjCvGsdg1q|yYf5nO-jq*;_b@L2#K)JmKW z%wg3Dcz&a?a~r=HrDo6ZZd)ccvHYPP5i{*IDbq0uDFNt9bt8`9?tKz|JAT0kEI^j1I*1~dm~0c`+m=60lc?U>^yduX9y;i4lG`eAmM_6~4#e`x*4;pL9Z_hkh%5ZCNQ#rK%XCD$s89 z>wW&%>hsa_W3av``=R%REgc%K|J28_!zY?iRs!-lw~toH@OaDYlki4)pVpV@kd3mm z7-#cPTN2Fobaw&Y5 zaYi`i(rgi1PU#N@o~X@3Ta?_B;67L=!v-L;`viyhG%ABHueM`h-_Ub8yKiAVWC(7OGig0(iBHa~QBi7YfJVmuLi=y4scJ%5!kO95A&_lDyz4}j> zLGIQ2y1mBNH-_KI?qi)rwK)H9V^nkWCd`Au9<<$(=w4F0v-X8KiOstHcK2r2DgDWS z=)Rybq4^Z%?Zl0z^p8*m7x(n&Gw{snv8T4DHm1fr82eD%pW@x|nbDY0Jcaq52xwS` zAt!eCo=9#?e!Mmjs~1{(r7c(s+#?%vTj)m^_?HHIemf(p+68gPZF_y4V z*Gqc1!_b4k&a19(>Yiyk1?{ism}#qqTqpm$GyFFg{(Jg~b7yJ{`Jh>5f-?@1Rtf3f zW#q!%?j*FVlsm0PKI|lYCBC*AU#+CCH0Ca-yh>oh%@3Tw=s zzv22Rt%=9;6Fj4L^x_O5s@Jr(l6;l^qzciQgq|{1PaF#<5_U+^8tCu}b0y~ts~m@WwKJ@0ztdc0KcBBLo6Ble*X+X{ z6x#pHu-?sB2iV9O+2_oQhrQAGvo~h!U~U2DBv&kez4is_0y?|X1_0sqK#xtasx(<3b8b37;JUO3fq_+*c-0g)vwO8L@XlqDIWh#R8Lb$9RfSd~- zYBypWqJuQbejR-sB> zUJ@OB`aYBZ!N$T?C(Wl|R50Me8I({R$38bmkgd>8#^U)zzZG*Tr}UTo7R1N7H5c!8 zE)(4?G`q7zTc$3Oo1qCQm)&wRKkyU>o<+8GhI_m5WR#0Ht-DFRiQ6hyfY<%$Z$YP1 zl-|xXLrNI5G8eOt$KGVjd;kXXbEGYVTPA6JoS78|XJl4X%*?DaA2$Dopr1FCV;hU{#JvY@M{(~P#<3>c7sG989>?dX3JbF*J> z?J;XTSPeoe$)7UbQ;qiKuf}^qKlWMnq+FT;ZQtPJKQ~Nk$h)@K@sSm)B76UuT&#U= z?a`z9UoPu=wrHr0sV-M-*z8}Qct50!kJjRvP=!>7Jhp4>~XEM$R9_ZMkvmVS{!pr!IXz;+o4CVf2wB?ju$$H_DqHl%O=^iBdSJEETMJFUpMKwlETHpd*!&d}t3l`P zH1Nnqjx|GnQokdr@?fp#dI0^9@vcY8uqM+H-p=J{BXjBtVV7Gic^tO#O>-tpH&4gf zW`7{_O`N7lY3B_s4dMN*Gi)YLzFeDHk3sY-20iE<7?-i!%@yiKyDKuhvFN}YSoJrv z!B|sTXz|2DLz-QPU5tgPp18tfxFx|Y!IMyUu_vpr9Dd_GrG<+;`8Zdc*6?Ci9CkBh z<205Z+fKAKU&6GXJO9yERb!)F70_IJMCR)RR* zgIzz3X#;W0H{x&_anu@dyoETf!nXqLEX8q&bDt}+UaWb%b4Jz7&7+EE1K)Ju+titj zSgylah2x8_+dLPpe}L<~odG)WfS1GBP_t)gdQn=VD!RdU7@3B7=2s}SQQpg{rfj~t zcy5dOunybgOk2`9v1;Px*~JSCmyzARHj;!r`szN?#IU@Xp1{!QAK=Z%m2uUSD~gc{ zx#L2E=7pfSzZY_MNQLJ~XO2^Db~>eItwtEijtPU9CVR(O-(aPV4*RFB7>sLMF(=67 zqyf)H(3S4F1axg-n_ag#B2((E7@Zsw2QlwbE2OG-|3J7Ij(06(=^KsEKfgQQDq`mG zlXo>oV&^2-J3bF~iR4Y}K3M8+;@z8zlQ&lxsd?M?ZD&GN;^wWzmm`P%;p4KSCk~#Z zjhc2TrQ(l>J=`oA`*<-L@+pw*fH?M9+P!%+N$?Vw}j~Or+jQtwcIIi((;}}0EkVsclUw7joL&=D7 z+ppp4Yi7)ywODiEl*bTWvc>#gaR<@f0PvYJ78xfe*DYCW3<()@F2BYdgdZS=4qDa# zf2O(Tv*grorxJZJ=(m0gKWG_&O%IWDa@ZUuIjcU->W&N7_+ve<<&{cLp#-i34;Uimj236+h*)j4F@%Uzx+(*ALx zlXMBGd`kJP%U@ldDrU=B!D}q~Z!;GpddQk-KpzVWq$*Rf#|iV{ut%9xRqmSNigu9XWO*k#%vyXE zpOxxmU4wilJ1?tEraetIhLI}EkL<9yDq(RDt0}1OW}Fk+r|&n;0qxUY!Q4hPEY#W4 z+hK$Jcn9r%7|;QNmaZL}(U)s9`fi{2G+qq9Xj0>luwz+{F;!zW+bd4#pY+oR99G*k z8>G6|dWXt#xWB939(_J$Z(=>g6|8nEtDijIx(7S0mx_D^IDg6cX3XXN=R1MmkQalphf5&%6C+x2dpX-WrTz?I>)pX6hNZrP%T&CUH zQuf2UK`to=m%L+Hz5D>|OdhhpzC%HZC&V));F$}3j`RZ9f_TMW>(Yj+^}`*QA;BC4 zwK?nhYF&+)dBf>_U!Tj>SR~D5g`($p+xZS|3wwCWB^;zW<;!K~$eVWPjY$^$x_(jX zdAd%`uBj!9|Nl+qV0J^JgJ}(owb9+6ISpDLO#I;6kvpm0)h@*zRSgXXPM3#vllI$v zgE@V&Mf*u0fYl)!Xz$Z;9;^X1(SV{=?8gS6-o(7$dVyd@!jJS4;Eil9Hz3g5VxOKL zbj^Wl4%z09_5^46{jfHKT@^;yUhE-ag#u>FDBi~n8%vZY{W~U2(u{azUo~c+^1x^I zBDP#WYv**e7tvZ9&eN|?>m#UM{q{irp7IKz);6!a3U$8Y_}t5;*UaN;c<*24UOt_x zAzLW-VV5fB48qR`eCegMCb?HX8Yr2_u>}6zUIUFdQ7|69V+VYnfv**-b9?+z#U^aBe}M=#1&o@ zJD1%TR>e2b-i^zP&6@|I=8W^xJnY_%zchuXn-qgT+re}7;Az;iscyk)628M*i&aLw+VYh) z6UU)GvrOufF85_ES8;xB7*hUmpIr5qWwv5za}>VbGghpNnO}EO-!crz`K|ut;#oBd zuQ#Uka%NK9IFm-4m!XlrhVv6~nlk3_@+&agG&de6FF8KQt;nsiue>~t&l`7aP{p9? zajta@jf^G#vmv80d!oHG`_gb8Cs257lN!%^!S#Y79Qn?*R9(uxb4IwHD35Sn2y6Sv zN8?@A@_1*0H)-OxE^g4M@`OnzozWAuG0(c}qY7_kg?vYZD+kbH@H@sCgjTAAb#XJy zu>A8dEKQl6GHg?H?TL0-%A@gQ%nqH$WXJ=`bD9fz0DTl=4h!XsG)$N_*J7lhh|*AL zhnCcSY*2M>)ofQQQqXA0sY-Aa3g1ShUwW#+K9*rl?;^)&*PpnZ%%J51|LrKvRl=9Qw6ty zbVqPsvkzKPyru73Kzf)2%wb%Gbpq3H6JPkS;w&6eS?`w8qa1L8#nws|R#B;rOF0yU z)*P$Og6&s$c@3*n?J4b1Sec=n!WzIl+MNKL3}#SP>?oZ`XKM86w?Kl~J?9y7{Uf07 z=IU2B@cBbKXpW?~x@zU{O8bRat#&Nah27dm8(jxnYcNxK*kVtQwgl%(P2LL3RrO(B zPs98seE`N)iW;LuZ7k`5Ry!yWi7uQw3%YQ2yOYB#R#$K? zA|G;(+B@)ABlUrh*8Uw;6RR%W;zB!u5s%PO;wpu$uoCC^YDX2;hGMLcgxrlr?!4VI zeI-}0^w>p}>s+t8Zgr(5i?!`@G)tPrGi8Ji+h4{5{Q1@ExNn z#?4th9c`x}s9tPRw>Y14h*07z_6Z%-{ z>bBvHT-NjTEc3^D?5j#`ZN%xw3w~OVms+&CZQ+j#GrTU9A-sIpYMfeL2n?4115S%{ znO5>RW09K^U$J_6d^Xl@2C-?a^g02N1ff8+i*o8B0E1NV}F_sj79 zaZb=3O$l3{8-$O>`0?IqW>5qH}`3uRV zENInd}z_FekWCytlT+foDg&etO zx&3r0fhdIJ>#~9Bd2XuumikuEVMr;9dfwz#|E1Qe^~yozpuCIV&ZofgF7bqTg0J8! zSP3~gjA%;O=?h`EM?{BP!`6kZGq;#qOnC$r39#*^Jh@eF6)b{qF+{1^Es_R*J;=RH(J%3S49<)2sw$b{YOPx##<{c>`ZU95A6tvp*ChI;Fb5d2_a9Tw`h)Wu zvG~~yKk1douy`;nUq?Y+*>FaM;_C|FbgVq&1lAAR!CE26n&}r`FK{K;JmsNZ6wH3s zinoCqq_m16exHv6c4cR(@rUniD##MHldHPR5&SD+T96cEGf$OPeSX*FKoNuwC? zE&Y?k8+}j(K5V=p1pfgEjAKvZr$fOHl@{M2(;H`3=V5E?J_roxx(HLj}5O1M>UOm9zw8{&*zu$ zJB1RVS@>KW3fJx8UnNPJB|R@Qd6j%paVq-|dWYI*8e#g}Tw<;<-(|iFa4#VA7yLZ_ zU&3(VeerT}yA%)Cozh?B6!{+cdu5XHjk?k#m~KVrUFKC`%fc6i_ePXO+!KMy#P0=* z8RWb9w**zN3(tz8I8A&MuG^$c>2B$3`4ah0N~-dh8l|o@$S*TX=DlI5u#C4NYz5#z zK0k=Rk$)KblSd0{g(D(lGRR*o{#zO*-6HLi&y%+*Vahy%{Ajh!G|9Bd)NblDbpj6L z^B40^^13iy_(;51{JYo<*PYT`GB3}RUsV#7zo^61XH2;U`ON%5*t6k@;SkcLVRNj~{f`OieYQlLDkCaaTFm%2t> z12`f-n=ga;&qe%W{1IdV3t=R-hlNN_U_X?D7K!`RPitDyw7EKd1}Ug@7aS z^ZD`o^?W`52ueT@&V%cA;SS+VF+!{mmx;$v3Jua;gZ$C*W`$RVE0=&FuLT_CeknhL zzngCrm@pB{_X%8giW9{r#eV5xX^qq^PnTa-5)AU6Q1jHs)DP8DrWh0I5x*C;(;&YY zdH*W^p%9HiylH@ZMZ89QLi_^cua^D;7FcVLAFHfabhS{eP@Sq1p^5x)Xdf2vjr`yE z_dq^smqGqvF-Dvqt`v_-gQbPiPJ{emaa3hF3w{}DA!y-$5p?S$f#D)L?kU4#6``Q5yS??i(-;-jbo27rrg|fl>3a8wpe6Cv5;VO)!0glL@1p@BoH}UQKH$tLtF!hjg{g4eF8o>e7~}_Y z-zLqLo-)W!mRHK}D}s`w3|7!Y807zz-w(qw{g6HLgue(Mz?H~V{AYZ(kRyx}t`-)^gTiA7dr0_1_z9tRqU0|UZxHVlpNIS@M-sp)Ab*&ACzv-%$y7!uqt0r6 zlM#xV-$4+ku9HNMFjM8n8?3} zf0Ta)6b(^qHR3X6c77s{;(w%4mAn`!{4m6&BQ9e+9P{UOsfXE-qUk>sY zgNPmc`+P54w+jxG!#-4mTy%pDOBU%`gZ%fUMkiR%X1YL!YZhi}YT*!a`yC0!< ziX8eKe?t?HCvC!^sZ-^x2Ki%^{pv;PO=!cOQ_;iW_a*?C$lr>5d!2s|eW*;KT37_v zZNgsEf=Y3nxEH;+Tcsm1Dm}>myOO6ofRXIyieI5xNaRo9XQLIm1D&6}$bAxP+tG$4RhzZ3Ey#4s9*+bQ&kSD*#^ z0?g-z)V);xi$VTqWjA_qwd!r?Lp(<0Q$Ll+e+6Rr2sn^Ih*t`zq#*xAkUw5rBfcnU zXa*0-s3#!*&q{)_2JG`s5!I zL*&N-7~~5hgo}{tR|s>2M&Tg=+7Xa{T#OShLD!Kwfs>?-5;}z-|0;}Q1}j%93zT&V z$qvf>FZiDY9-WsVz;c-|9j@DjyM-OV5RTkmDee{h(rAPHKTEyxWO*4{uojsrDabc^ zEklK|LXB_>ngQy$>_oE1i?@rfi9OPE>19;jYlwW=iyrqrwF4TPi`QX`6=r>G++*m2x zC6MUbF6RNpi}ME=Fdwi&`gw1BN>LqCJ- zPGsE0VuSdU_#xWO+ocW}A_n9)A>Ns&c~2t|Xwmq+#HW<|UkG0c-w59er%-I72pJ8z zpCT3l$u#js@z3I0qEE^s^3jEVO^yKvUm{;AUkNxO|8DU4M&#Tx!fxRoM%QV(@VRhO zl+l04gY;U6ETHbo4zW)UkuQBLk3s|dJgWXN`Pf;_Z`nXPTG8PZA*^o_cY)#&ln#hq8AG@iqZRV1CE^U08V7fCNR~y#T%US>V5q(0BSHLT?A-=b+{vkOjF>K92Se zk`c{suKI*2#Z+y&!PIDK97x9)VX5$(@NaP(M$EEAg|id={uwCjLS-cy-v>?1G>6h* zPB*`T_UrzzongnqkPd$DH~>=}en)sy_!@Qg5_H?%5=k;{Lz~k8!4oTQMD#_@(zh~n3aA8+$o)Whm(rrN zDKyX_E*gem`&cyF6Tr?_3-jT+UAPz3$ty;RB}QjBLc(ANmEbv)=#@qt{xglH4K7+J zG@$n0Dm)Bz-aA4UTz5in)ng$4gOn>ZL4uBzArv7&W0Xc{L1K`cG3pqQ|7+b!^4V&g z(@GtN5m54rrVIu=FYN8z*jMS#j4TK1}$hRK#Q6XX3%mW zeL3KVO2OBSGyGDb6CqL!eLEmiqJy+hijJtN7=AiMNAfMv5vNmh#2z0VV_=~a9kFM` z#T%JMDLQg}VtgVR^I(dO1OhFShtU_M=t!VzQ;`vlQgkHHGN%X#_&Q3_k*-F2k&zRW zq9d(#dl8jq9i`|9grQlYFG|so;`rz=6e3?oDLR7lN5W0?MJYO>SyLh*_k$@qvcqDb zer1qHfIxU%L2-($iVaB=o?qLD-yOHFM#1mAoiTdu8hGvwK1C0sPLSkX1JQzz9gL&T z1X74qLrSwO57#6}6* z-j1)<+u9rIL8h`T95XQCc;nkN{M4OCZ-lvSEWHuy2WM~$--^?|m!0;dY;EfzI5Y-) z8)`ORH-p~LMDumTMnTN;=*_^qgx(Cy*{6L`0SA2VIPHtF;@jTBPo10I49pwp4Z{;7 z83N{{keGH3nrgHqd>y_L_YGmzQfq0+!m-C5zs=4%Esdyl@ZjrEF{1amnb|$<`Vn3% zba;AN&>d8$`v?esAuRg~q6o|D_psPKAKK&Bz8E+ayBD%Ch-Lr%pO_yQef@~ zQ@*^$^~dw6BStg|w?-ZR>=#;IBkcGK(ejU6hT#&h(BIg=`JWpvAzJ>yTjTlC;t`EV zQTiEJ{$W7lwmwt}nS0zl7XFSZM0^*MA`_ z=lX`Qgxo_|-uyKRxP-8r>l?xnat~p7>vyr7>l?xnat~p7`**RN>l?xnat~qo=kH=U z*EfVE9NdkD+n z-^FsSZwO1sJ%r`m-^FsSZwO1sJ%r`R?_xREH-shR9>Q|;cd?x78^RKD4`F%lcd?x7 z8^RKD4`F%#cd?x78^RKD4`KP>cd?x78^RKD54E`}x|T0Q^`CtaFxvY6?xCSw9tZ)D zomf46))fl-Up*-7fCs|vIy)pSC<(^G$Y|QSH-1GeVqE)JqpH#jE5QQirk6;Mi2xGxCFnQR?<5Ko4m& zu)dMvz)#HX#>SPmEMI=pB6zKCTy@KG@^F(!Lu2FWHEY(aUbO;y9dBK`mONU>7dhjtzI+>uzc^;%FxixZK^;bYElR?d$Ho_udEp zL?Jxn(b#zNq8n>xJFlhfluH+bQohbh9`oh^^Qu)VmM;Zix88ayd32Ss$lYt!5It*d zyZyF1Zbbw!FY?HOGcSUS{w)vfw>*k|%ftR#9+Q8|!+EBM)Dh${qN<)e{u|2~=}?(; zk#gQI7lm+B2yzOAA`tRu33>biALQQFU*ZTw9rS4b#Uq3)=;8S-4=;vWXOIi9m$)Hk zU!lAv5AeKk86f1L{VD_i$fL;cAm}sDk%#?^5U0_R$K*3SPKO~6=V??S_<=a;f6JpW z=z%SEXZ#T=H+h`lhQTPU0WtDgdI{`Fw10Jvc2*QMd-M{>CU>o=&QPdaC) zz@a&4TA#Pgkqu@}0jXW4zNrM?PU61g?PLD?@ z#`c>?nwyoHP9lesuPg|qOfTrzLv zQus73l~3og`3x?HhlxEt87rJpu!J%d6Y*AF;?q#EER4e)jynQ(0q()Lhu|*6ja=fG zh3BFL&LV<^g=kr@DBv(rHHpz?(GmthD5()rbfjd7l3BE@#>mmJvLz1ZmMLlirzSF% z#8ivGk_9zIWvN*7rm{3DpTs0VpfiahQNJn4mSo7>$*^k)d5`THtWje^Adbn;j9w5E zlasWFle1ilLN1ilOO;l{!f-nLt;wsjL7C zEt9}tNi3E*u{>xW+6nA9!WH~gj2IZg^aM@?{J;a#6Gpu829%8b(KCRnm<>aVl#Yc) zDeMNgyvCqTVv)FGSR8QETLdT;5O+@?02+1B5DOQu5T4O&4lvEcBBjxwC=b^lEJmEi z-b6Z6fi(>mVNYWgxWuwB#Ewh`79XAoXb-dS8_yEi0)(2w?Cc`6bwfbaV78bo#GDTrke;=hrVv2koTE5bdDHLxWN7EJ*` z=Z*zwq_1>9M==vl&<)}Nw*hk=Xt4m(VgpYVbFlN+C|o1hEx>dX;Rb=e!K~1@3Ro^^ zvLb#3dF@C3_)r4LNKr1Z5S~Q_rYd#`@QgODTdVP!3_Rzt)kxXL11Ty(I)@uvQGj%%AwR;vsRFnMT!fs70+k8CWCe~zD67&t~F_F|-} zfxT;#)L1*0G_TuC+ce-ayts?RFL~KQJbzYa?^$|*rjgNuYE?niZggD7QgX`HxBWdfTPdg z!>>^Hdyuv;4grFwd465l4H=Ytg^ai>?kqRmDCAjfh zxcmSv_yL?#ja;@O6%@h@8mrM0y%Od6BV-Oqpl+&_xKH8w4mtBJ!haw54pCIPby7SeE|5x%s}Rd(N`Z~AhAzT7 z7r5wZkY4yN7h%RFJ_LIHzv4M?2EJeLJcO9$4y32ytaLON_iAQqw^gvsD0IafT2d_3b1rHAVb2fUvBedbr_J@822pJ$fluW_7>@wdJL z?m%cx>9;`6azB&W5G@1{*b(>$d++|ozcWJygPeAmz>1A>4{}ei+<&X&n@)2N!sU|EQYEkqefiSY^XiHUIuiOI<+r@G_f;$mVG z;u8|%*)j;(;E*l$ovpCbPFEH6=AEF%^`69>hiT zWEknn(6qF4N>{gTNwOpo3^FbazZ6|YFn=_9YMSQjO)^TsV!$Nh7pMqj8Zr=NfuD5U zpO~1Kkbpc!oL2l&CR(It6?THJn&=spE>`3tRVjf_J29>|2qfJFZ{p1-^l^T6%$8rd=+;x zA|fIz43!(dQFw`nfl{idbeUh)(Hfs~D|P=nyB= z;xL`W0Vgt!V|?&PfdZyB0Yee<+7Oa{zq5BSTK|LYZq7aD-0%Ee=k7V*?%tfEn}ZgU zF#d1Yx4I%lgha!l2&B*xCKp96olME0U~n6`b%ex&yOlpEAp z6cnW}(8V8ISJ5cq!?jSrBKZhqGInH<9%rl_0o6E5DLF`CrbuuMwSndlW6~aqEpcXrUm!V0(lj3!83fm{+j5An z@^KaCl4r(Q*?8b1cp4nEMqF8e$?kCVxnT4lpB_p<{^CKn{921Wp2aaOI2u zB_16E4xw`q;xs8af#Dm#q~vf;14oF9kT!I8LAW41mVho|a1<2Slj0)eR}eapD5FE* zaqyjN_L5(m>v1juvxuuH%J3+~$B9lS*YF~qfj%H!7$Ex)=b`J2TswnM`r8;#C?7hgy`CWLueGHlfY04440r|;FB&VKq#mq%yl~JOUc27N^-bh!X$OwAPl5~z(N+IAI`-0WvTU3Zsr{0VkWoNlYkV;&r@nD9jb1CB5)O8HsPuOl58$%1Nc) z!~FXMn~dS=zb_|m5cW)x1I45$5GuqGYLE|y6B8VhOv2<8nNLn|OdcH)H>f7*7ve&} z(JKfAKM5mp5!477-FL1|$Dl>R1ckgU3Ms!*x^BjY@LWA%NKsNGDWNt<6DF6-Mb{&) zZj3QFUe?OA%#rfhe zD1|x8Vos&t7#7PEMe!@%{Cu~Un82ujG@piE1)Kxb_&i887-BIZ5hN5E7EqXk0g%Hm z65|BND8nR&58)Vr6pXXL;I#i+492W6V7%UxE_^B?b$)*+A0O1v2Evr#ab!t4Pm}hL za$t0Ol+dt5wsGZ1p-C?h0v|1*7d9KImN()Uh}2;b!XO{=e#252l6Dh7#3Y6J^7Ax0 z#pOWmWDM!zs{DgSWJwef9Rmw!dM7y?6B!*R0NQgTxk~NHK*At~C=QRInune=0+Uq7 zl_QkAF?>%pOUc1m(o4#@??{J@RH7FiB!>>)$D|R4MAM0+qNHH%J2!gR2!dg=foS06 zM(VO4d?(grTP!V%RC?UPv(l2nD%?+SL|R&WuRm9~BCRT3l_!H?^8a7T{6*3FGhRtP<7T^a<;-OrwiQ3sC^_CNMc6C^oW3kk*ny38y;d8R z^9Z`U*+F3+@V+cbXcNNje2X3H{uJi~Eg}5yK}UmdRfy(>tqx%nI}{b#3WRKtjz%FW zmitQVPT_8GhF`Utuq^v*|E&%e;wEKU5iKd3Aw~v^6_GJm82mRPzrbih>NKTUjIdZn zx>^u26zN4lz}h{yEjY^vO(OD9QOu(IGyZq|D84aM^M=M+rM^jNs-sQ5ZmzYftaxnY z(iM-dTis0i7b~=xvC>rkM6LM;l(0PwNk%Yq5YB@9{ew5xJ$+KUt)gsu$0# zR=#7hUeZnep;#ps_X;YFjWDrx^~23|$}Fs`s6-#DSwjd2$9t$vWjavIh!)mFFt1EyxKe6@?I^0LFHnQBka0xqk^$dxN!4F!f*V4ZE27MaK5GnR-Ed z;S;9*bFk$a)6VuC^lJY&+dfO{?&@5woj&&Qv++}hPrc1z2hMae^^fPxB8xrWQ_f=B zdX}^3FMFS5>TOSTb-tQwvgyx+^>U*29{elA%1dE{Ld zdwJ|qvHiEDj;oH7zbc)_9H-WmHZkq4b4t3Voe$fzx#yxmZBF-XWm>#@Muj%}#GL!I z87C@hwA(*hutuBq@uH`-vX2(;)Nc83*{fRg_{vtT(Hzp9qH1tjvwudXT0AjcE;ZO*wY#P`)6gi zwB9{a#ZW52Tsh7*1XHF*~H5`Zx=5= z`H=Y4!&}Avg>Q*h;$7m^NJ1=mp(8!tT47&ou+CxjpCL`RFGFg!uQWL3WEgE&Y4F;F JRD^rC{tK6FXmkJo literal 0 HcmV?d00001 diff --git a/project/ISP_368/RTE/_ISP_368/RTE_Components.h b/project/ISP_368/RTE/_ISP_368/RTE_Components.h new file mode 100644 index 0000000..9bd4b37 --- /dev/null +++ b/project/ISP_368/RTE/_ISP_368/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'ISP_368' + * Target: 'ISP_368' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "ARMCM0.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/project/请先读我（已更新20221018）.txt b/project/请先读我（已更新20221018）.txt new file mode 100644 index 0000000..ad19762 --- /dev/null +++ b/project/请先读我（已更新20221018）.txt @@ -0,0 +1,9 @@ +1. 此目录下所有project文件仅为链接文件（使用宏定义和库文件区分） + +2. 强烈建议将不使用的芯片型号文件夹删除，仅保留使用的芯片型号文件夹，以免串烧导致芯片烧坏 + +3. 如若更换芯片，仅需将提供的原工程下特定型号文件夹拷贝到模板工程，删除原芯片project下文件夹，重新编译即可 + 如原来使用518芯片，后面更换为568芯片，仅需把源工程project下518文件夹删除，重新从提供的原工程下将568文件夹拷贝到工程目录project下，打开重新编译即可 + +第一代产品包括：WL518,308,518T +第二代产品包括：WL568,368,568T \ No newline at end of file diff --git a/src/app/demo/ap_demo.c b/src/app/demo/ap_demo.c new file mode 100644 index 0000000..e0fc8b3 --- /dev/null +++ b/src/app/demo/ap_demo.c @@ -0,0 +1,2746 @@ +/******************************************************************************* +* +* File: S20_demo.c +* Description: ϵͳļ +* Version: V0.1 +* Date: 2020-02-22 +* Author: Tempest + *******************************************************************************/ + +#include "ap_demo.h" +#include "ArmCM0.h" +#include "tau_device_datatype.h" +#include "tau_log.h" +#include "tau_operations.h" +#include "tau_common.h" +#include "tau_delay.h" +#include "hal_dsi_rx_ctrl.h" +#include "hal_dsi_tx_ctrl.h" +#include "hal_swire.h" +#include "hal_timer.h" +#include "hal_system.h" +#include "hal_gpio.h" +#include "hal_pwm.h" + + +#include "app_tp_transfer.h" +#ifdef LOG_TAG + #undef LOG_TAG +#endif +#define LOG_TAG "N20_NT37701" + +/*****************************************/ + +//S8 MIPIϢ +/* ֱ */ +#define INPUT_WIDTH 1080 +#define INPUT_HEIGHT 2400//2280//2400 +/* MIPI lane rate,video modeҪȷãcmd mode */ +#define INPUT_MIPI_LANE_RATE 1300000000// 1300000000 //898000000 +/* ͼʽ */ +#define INPUT_COLOR_MODE DSI_RGB888 +/* ݸʽ(DSI_DATA_CMD_MODE , DSI_DATA_VIDEO_MODE) */ +#define INPUT_DATA_MODE DSI_DATA_CMD_MODE // +/* mipi lane(DSI_RX_LANE_x xΪ1-4) */ +#define INPUT_MIPI_LANE_NUM DSI_LANE_4 +/* Ϊvideo mode ʱݸʽ */ +#define INPUT_VIDEO_MODEL DSI_NONBURST_EVENT //EVENT;PULSE;BURST_MODE +/* ͨ(0-3) */ +#define INPUT_VC DSI_VC_0 +/* ֡(60/90/120/144Hz) */ +#define INPUT_FRAME_RATE DSI_FRAME_RATE_60HZ +/* ǷDSCѹ */ +#define INPUT_COMPRESS false + +#if AMOLED_NT37701_CSOT667 + /* ֱ */ + #define OUTPUT_WIDTH 1080 + #define OUTPUT_HEIGHT 2400 //2340 + /* ͨ(0-3) */ + #define OUTPUT_VC DSI_VC_0 + /* mipi lane(DSI_RX_LANE_x xΪ1-4) */ + #define OUTPUT_LANE_NUMBER DSI_LANE_4 + /* Ϊvideo mode ݸʽ */ + #define OUTPUT_VIDEO_MODEL DSI_BURST_MODE //DSI_BURST_MODE DSI_NONBURST_PULSE + + /* VSA */ + #define OUTPUT_VSA 12//8 + /* VBP */ + #define OUTPUT_VBP 8 + /* VBP */ + #define OUTPUT_VFP 56//20 + /* VSA */ + #define OUTPUT_HSA 8 + /* HBP */ + #define OUTPUT_HBP 12//10 + /* HFP */ + #define OUTPUT_HFP 120//50 + + /* ʼģʽ */ + #define _CMD_TYPE DSI_CMD_TX_LP //0-HS,1-LP; + #define OUTPUT_FRAME_RATE 60 +#endif + +#define SWIRE_TIMER TIMER_NUM1 +#define TE_TIMER TIMER_NUM2 +#define ENABLE_TP_WAKE_UP true +#define SWIRE_MAX_NUM 24 +#define SWIRE_DEFAULT_NUM 38 + + +#if ENABLE_TP_WAKE_UP + #define POWER_IO_A IO_PAD_TD_LEDPWM /* ӦIOҪ */ + #define POWER_IO_B IO_PAD_TD_SPIM_MISO /* ӦIOҪ */ +#endif + +//#define DISPLAY_ONLY +//#define CUS_SCLD_FILTER true +//#define NEW_ACK_CMD_FUNC true + + +/******************************************************/ +static hal_dsi_rx_ctrl_handle_t *g_rx_ctrl_handle = NULL; +static hal_dsi_tx_ctrl_handle_t *g_tx_ctrl_handle = NULL; + + +#define ADD_TP_CALIBRATION 1 +#define AUTO_CAL_TP 0 +#define RUN_TEST 0 + +#if ADD_TP_CALIBRATION +static volatile bool g_calibration_flag = false; +#endif + +#if AUTO_CAL_TP +static uint16_t g_cal_cnt = 300; //3sʱTPУ׼ +#endif + +#if RUN_TEST +static uint32_t g_run_test_cnt = 0; //leo +#endif + + + +//static uint8_t swire_num=SWIRE_DEFAULT_NUM; +//static uint8_t swire_num_bak=SWIRE_DEFAULT_NUM; + +/* Ĭfalse,ʼ־λ,ʹTP1.8V,AC ʼҪTP1.8Vе */ +static volatile bool start_display_on = true; +static bool g_need_enter_sleep_mode = false; +static bool g_exit_sleep_mode = false; + +static bool g_power_on_flag = false; +static bool g_en_adj_bl = false; + +/* ʼɱ־λ */ +static bool panel_display_done = false; +static uint8_t g_panel_display_cnt = 5; +//static bool g_panel_init_done = false; +static volatile bool g_resolution_change = false; +//static void swire_init(void); +void Gpio_swire_output(uint8_t flag, uint8_t num); + +#ifdef USE_FOR_SAMSUNG_NOTE20 +extern uint8_t Flag_blacklight_EN; +extern uint8_t tp_sleep_in; +extern uint8_t tp_sleep_count; +extern uint8_t tp_sleep_clk_count; +uint8_t phone_start_flag=0; +uint16_t phone_DisplayOFF_count=0; +uint8_t phone_DisplayOFF_flag=0; +#endif + + +#if ENABLE_TP_WAKE_UP +static void ap_reset_cb(void *data) +{ + /* лԴ */ + // hal_gpio_set_output_data_ex(POWER_IO_B, IO_LVL_HIGH, POWER_IO_A, IO_LVL_LOW); + /* VCC */ + TAU_LOGD("ap reset!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!\n"); + //delayMs(20); + hal_system_set_pvd(true); + hal_system_set_vcc(true); + NVIC_SystemReset(); +} +#endif + + +static bool ap_dcs_read(uint8_t data_type, uint8_t dcs_cmd, uint8_t param) +{ + uint32_t return_size = hal_dsi_rx_ctrl_get_max_ret_size(g_rx_ctrl_handle); +// TAU_LOGD("r %x len=%d", dcs_cmd, return_size); + + if (dcs_cmd == 0xDA) + { + g_power_on_flag = true; + if(panel_display_done==false) + phone_DisplayOFF_flag=1; + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x81); + } + else if (dcs_cmd == 0xDB) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x00); + } + else if (dcs_cmd == 0xDC) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x04); + } + + else if (dcs_cmd == 0x0A) + { + static uint8_t cmd_0a_flag = 0; + if (cmd_0a_flag == 0) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x00); + cmd_0a_flag = 1; + } + else + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x9f); + } + } + else if (dcs_cmd == 0x0E) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x80); + } + else if (dcs_cmd == 0xEE) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x00); + } + else if (dcs_cmd == 0x05) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x00); + } + else if (dcs_cmd == 0x04) + { + g_power_on_flag = true; + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 3, 0x81,0x00,0x04); + } + else if (dcs_cmd == 0x5A) + { + uint8_t flag_5a = 0; + if (flag_5a == 0) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 41, + 0x00,0x00,0x02,0x00,0x00,0x00,0x00,0x00,0x02,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); + flag_5a = 1; + } + else + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 41, + 0x01,0x00,0x02,0x01,0x34,0x01,0x34,0x00,0x03,0x01,0x28,0x00,0x3C,0x00,0x61,0x00, + 0x96,0x00,0x3F,0x00,0x74,0x00,0x87,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); + flag_5a = 0; + } + } + else if (dcs_cmd == 0x0F) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0xC0); + } + else if (dcs_cmd == 0xA1) + { + if (return_size == 8) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 8, + 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39); + } + else if (return_size == 7) // + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 7, + 0x97,0x15,0x14,0x1E,0x25,0x26,0x41); //N981B/DS + } + else if (return_size == 10) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 10, + 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02); + } + else if (return_size == 20) // + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 20, + 0x30,0x01,0x01,0xA6,0x41,0x33,0x55,0x4D,0x35,0x53,0x30,0x36,0x39,0x32,0x43,0x41, + 0x51,0x30,0x33,0x35); //N981B/DS + } + else if (return_size == 24) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 24, + 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02,0x57,0x30,0x01,0x01,0xA4,0x41, + 0x33,0x55,0x4D,0x36,0x53,0x30,0x38,0x31); + } + else if (return_size == 31) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 24, + 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02,0x57,0x30,0x01,0x01,0xA4,0x41, + 0x33,0x55,0x4D,0x36,0x53,0x30,0x38,0x31,0x30,0x4B,0x42,0x4C,0x30,0x39,0x38); + } + else if (return_size == 4) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 4, +// 0x0B,0xF0,0x0C,0x8F); + 0x0B,0xF0,0x0C,0x95); //G981B/DS + } + else if (return_size == 11) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 11, + 0x0B,0xF0,0x0C,0x8F,0x99,0x05,0x04,0x39,0x09,0x02,0x57); + } + else + { + TAU_LOGD("r[%x] [%d] err!", dcs_cmd, return_size); + } + } + else if (dcs_cmd == 0xD6) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 5, +// 0x90,0x19,0x37,0x81,0x21); + 0x83,0xC0,0x35,0x99,0xB4); //G981B/DS + } + else if (dcs_cmd == 0xD6) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 5, +// 0x90,0x19,0x37,0x81,0x21); + 0x83,0xC0,0x35,0x99,0xB4); //G981B/DS + } + else if (dcs_cmd == 0xB5) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0x13); //G981B/DS + } + else if (dcs_cmd == 0xB7) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 10, + 0x2A,0x56,0x4D,0x8A,0x2A,0x56,0x4D,0x8A,0x00,0x60); + } + else if (dcs_cmd == 0x7F) + { + if (return_size == 10) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 10, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); + } + else if (return_size == 24) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 24, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00); + } + else if (return_size == 33) + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_LONG_RESPONSE, + DSI_VC_0, + 33, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00); + } + else + { + TAU_LOGD("r[%x] [%d] err!!!!!!", dcs_cmd, return_size); + } + } + else + { + hal_dsi_rx_ctrl_send_ack_cmd(g_rx_ctrl_handle, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B, + DSI_VC_0, + 1, 0); + TAU_LOGD("r[%x] [%d] err!", dcs_cmd, return_size); + } + + return true; +} + + +/* PPS update callback ڷֱлcase */ +static bool pps_update_handle(uint8_t *pps, uint8_t size, uint32_t pic_width, uint32_t pic_height) +{ + /* AVDD ϵ, ڽϢPPS */ + //TAU_LOGD("[%d, %d], [%d, %d]", pic_width, pic_height, g_rx_ctrl_handle->base_info.src_w, g_rx_ctrl_handle->base_info.src_h); + if (pic_width != g_rx_ctrl_handle->base_info.src_w || pic_height != g_rx_ctrl_handle->base_info.src_h) + { + /* PPS Update ҷֱʷ仯 */ + + g_rx_ctrl_handle->base_info.src_w = pic_width; + g_rx_ctrl_handle->base_info.src_h = pic_height; + /* עⲿֻPPSǰ Compression Mode Command */ + g_rx_ctrl_handle->compress_en = true; + if(pic_width > 720) + { + g_tx_ctrl_handle->base_info.src_w = pic_width; + g_tx_ctrl_handle->base_info.src_h = pic_height; + } + hal_dsi_rx_ctrl_toggle_resolution(g_rx_ctrl_handle); + +// TAU_LOGD("resolution update w[%d] h[%d] compress[%d]\n", pic_width, pic_height, g_rx_ctrl_handle->compress_en); + } + + TAU_LOGD("PPS Update"); + return true; +} + + + +static bool ap_set_display_off(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + TAU_LOGD("disp off"); + + g_en_adj_bl = false; + hal_dsi_tx_ctrl_write_cmd(0x05, 0, 2, 0x28); + + return true; +} + +static bool ap_set_enter_sleep_mode(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + hal_dsi_rx_ctrl_set_sw_tear_mode(g_rx_ctrl_handle); + delayMs(10); + Gpio_swire_output(0, 0); + delayMs(10); + hal_dsi_tx_ctrl_write_cmd(0x05, 0, 2, 0x10); + delayMs(20); + hal_gpio_set_output_data(IO_PAD_PWMEN, IO_LVL_LOW); + + hal_dsi_tx_ctrl_panel_reset_pin(IO_LVL_LOW);//Reaet + + TAU_LOGD("enter sleep mode"); +#if ENABLE_TP_WAKE_UP + g_need_enter_sleep_mode = true; +#endif + g_exit_sleep_mode = false; + + return true; +} + +static bool ap_set_display_on(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + TAU_LOGD("disp on"); + return true; +} + +static bool ap_set_exit_sleep_mode(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + TAU_LOGD("exit sleep mode"); + g_exit_sleep_mode = true; + return true; +} + + +/***************************************************************************** +*GPIOswire +*flag: =0, SWIRE=0; =1,SWIREź; =2, øٷSWIREź +*num: +*עFLAG=1ʱGPIOʼ!!!!!! +*****************************************************************************/ +void Gpio_swire_output(uint8_t flag, uint8_t num) +{ + uint8_t ii; + + if (flag) + { + if (flag ==2) + { + hal_gpio_init_output(IO_PAD_ADCIN, IO_LVL_HIGH); + delayMs(2); + } + for (ii =0; ii< num; ii++) + { + hal_gpio_set_output_data(IO_PAD_ADCIN, IO_LVL_LOW); + delayUs(10); + hal_gpio_set_output_data(IO_PAD_ADCIN, IO_LVL_HIGH); + delayUs(9); + } + } + else + { + hal_gpio_init_output(IO_PAD_ADCIN, IO_LVL_LOW); + } +} + +#ifdef ADD_PWM_OUTPUT_FOR_BL +#if 0 +/***************************************************************************** +* @brief pwmԿƱ +* @param init: ǷΪʼһαѡʼ +* @param polarity: ԣfalse:ȸߺͣtrue:ȵͺ +* @param duty_ratio: ռձ(0-100) +* @param frequency: ƵʣλHZ +* @retval null +*****************************************************************************/ +static void test_pwm_out_adjust(bool init, bool polarity, uint8_t duty_ratio, uint32_t frequency) +{ + pwm_out_ctrl_e ctl0 = PWMO_CTRL_HIGH; + pwm_out_ctrl_e ctl1 = PWMO_CTRL_LOW; + if (polarity) + { + ctl0 = PWMO_CTRL_LOW; + ctl1 = PWMO_CTRL_HIGH; + } + uint32_t period = 1000000 / frequency; //λus + uint32_t thr0 = 0; + uint32_t thr1 = (period * duty_ratio / 100); + + if (duty_ratio == 100) + { + ctl1 = ctl0; + thr1 = period / 2; + } + if (init) + { + hal_pwm_out_init(); + hal_pwm_out_config_all(ctl0, ctl1, thr0, thr1, period); + } + else + { + hal_pwm_out_sync_all(ctl0, ctl1, thr0, thr1, period); + } +} + +void PWM_OUTPUT_TEST(void) +{ + test_pwm_out_adjust(true, true, 30, 20000); + delayMs(2); + test_pwm_out_adjust(false, false, 40, 10000); +} +#endif + + +#define PWM_PERIOD 1000 //PWM.λUS +#define PWM_MIN 8 //Сֵɵ +static void PWM_init(void) +{ + // 1ms ڳʼ͵ƽ1000 + hal_pwm_out_init(); + hal_pwm_out_config_all(PWMO_CTRL_LOW, PWMO_CTRL_HIGH, 0, PWM_PERIOD, PWM_PERIOD); +} + +static uint16_t read_bl_data =0; +static uint16_t read_bl_data_bak =0; +void PWM_Task(void) +{ + uint16_t pwm_h; + uint8_t reg51_val_l, reg51_val_h; + +#ifdef USE_FOR_SAMSUNG_NOTE20 +// s20: read_bl_data = 1~FD +#if 0 // NOTE10ий绰Ϩ + if(Flag_blacklight_EN) + { + read_bl_data_bak =0; + hal_pwm_out_sync_thr(PWM_PERIOD+1,0); + return; + } +#endif + + if(read_bl_data !=read_bl_data_bak) + { + read_bl_data_bak =read_bl_data; +// pwm_h = read_bl_data ; +// +// if(pwm_h >8; + + hal_dsi_tx_ctrl_write_cmd(0x29, 0, 3, 0x51, reg51_val_h, reg51_val_l); //0FFF + read_bl_data_bak =read_bl_data; + +// TAU_LOGD("read_bl_data[%x], pwm_h[%x]", read_bl_data, pwm_h); + //TAU_LOGD("read_bl_data=0x%0.4X", read_bl_data); + } +#endif + +} +#endif + + +/* B1ص g_cus_rx_dcs_execute_table Ϊ첽ִУCAͬ*/ +uint16_t value_reg_b1 =0; +uint16_t value_reg_ca =0; +//static uint32_t value_reg_b5 =0; +static uint32_t value_reg_df =0; +static uint8_t value_blue =0; +static uint8_t blue_flag =0; +#if 1 // +#define BLUE_MAX 0xF0 //ֵ +#define BLUE_MIN 0x86 //Сֵ +#define BLUE_STEP 10 //ȼ-1 +#endif + +#if 1//def USE_FOR_SAMSUNG_NOTE20 +// еĻ巢͵ָB1CAȺ˳һڵ3жϡB1ȷĶ +static uint8_t flag_b1 =0; +static uint8_t flag_ca =0; + + +uint16_t value_reg_ca_bak =0; +uint16_t value_reg_b1_bak =0; +//#define USE_BL_ADJ6 //֮ǰS20ⷽʽ +#define USE_BL_ADJ7 //ĹS20ⷽʽ +#endif + +#if 1 // +void translate_data(void) +{ +uint16_t temp_in_max,temp_in_min; // Сֵ +uint16_t temp_out_max,temp_out_min; // Сֵ + +#ifdef ADD_PWM_OUTPUT_FOR_BL + if(value_reg_b1 <0x100) + { + // value_reg_b1 =0x14 ~ 0xF4Ӧ255 ~ 236(ǵ⼶Ϊ256) + temp_in_max = 0xF4; + temp_in_min= 0x14; + temp_out_max = 255; + temp_out_min= 236; + + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + } + else if(value_reg_b1 <0x180) + { + switch(value_reg_ca) + { + case 0xFB: + case 0xED: + temp_in_max = 0x123; + temp_in_min= 0x101; + temp_out_max = 235; + temp_out_min= 232; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xFA: + case 0xE5: + temp_in_max = 0x123; + temp_in_min= 0x103; + temp_out_max = 231; + temp_out_min= 227; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xF7: + case 0xE1: + temp_in_max = 0x156; + temp_in_min= 0x103; + temp_out_max = 226; + temp_out_min= 221; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xF4: + case 0xD4: + temp_in_max = 0x160; + temp_in_min= 0x103; + temp_out_max = 220; + temp_out_min= 212; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xEF: + case 0xC6: + temp_in_max = 0x15F; + temp_in_min= 0x103; + temp_out_max = 211; + temp_out_min= 203; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xEC: + case 0xB7: + temp_in_max = 0x16E; + temp_in_min= 0x103; + temp_out_max = 202; + temp_out_min= 195; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xE7: + case 0xA9: + temp_in_max = 0x172; + temp_in_min= 0x103; + temp_out_max = 194; + temp_out_min= 185; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xE2: + case 0x9A: + temp_in_max = 0x171; + temp_in_min= 0x103; + temp_out_max = 183; + temp_out_min= 176; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xDE: + case 0x8A: + temp_in_max = 0x170; + temp_in_min= 0x103; + temp_out_max = 175; + temp_out_min= 167; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + default: + read_bl_data =166; + break; + } + } + else if(value_reg_b1 <0x340) + { + // value_reg_b1 =0x184 ~ 0x33AӦ165 ~ 137(ǵ⼶Ϊ256) + temp_in_max = 0x33A; + temp_in_min= 0x184; + temp_out_max = 165; + temp_out_min= 137; + + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + } + else if(value_reg_b1 <0x39A) + { + switch(value_reg_ca) + { + case 0xDB: + case 0x86: + temp_in_max = 0x393; + temp_in_min= 0x348; + temp_out_max = 136; + temp_out_min= 130; + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + break; + + case 0xD7: + case 0x77: + if(value_reg_b1 ==0x34A) + read_bl_data = 129; + else + read_bl_data = 128; + break; + + case 0xD4: + case 0x69: + if(value_reg_b1 ==0x34A) + read_bl_data = 127; + else + read_bl_data = 126; + break; + + case 0xCF: + case 0x60: + if(value_reg_b1 ==0x34A) + read_bl_data = 125; + else + read_bl_data = 124; + break; + + case 0xCC: + case 0x59: + if(value_reg_b1 ==0x34A) + read_bl_data = 123; + else + read_bl_data = 122; + break; + + case 0xC9: + case 0x4F: + if(value_reg_b1 ==0x34A) + read_bl_data = 121; + else + read_bl_data = 120; + break; + + case 0xC5: + case 0x46: + if(value_reg_b1 ==0x34A) + read_bl_data = 119; + else + read_bl_data = 118; + break; + + case 0xC2: + case 0x3F: + if(value_reg_b1 ==0x34A) + read_bl_data = 117; + else + read_bl_data = 116; + break; + + case 0xBD: + case 0x34: + if(value_reg_b1 ==0x34A) + read_bl_data = 115; + else + read_bl_data = 114; + break; + + case 0xB9: + case 0x2C: + if(value_reg_b1 ==0x34A) + read_bl_data = 113; + else + read_bl_data = 112; + break; + + case 0xB5: + case 0x22: + if(value_reg_b1 ==0x34A) + read_bl_data = 111; + else + read_bl_data = 110; + break; + + case 0xB2: + case 0x1E: + if(value_reg_b1 ==0x34A) + read_bl_data = 109; + else + read_bl_data = 108; + break; + + case 0xB0: + case 0x15: + if(value_reg_b1 ==0x34A) + read_bl_data = 107; + else + read_bl_data = 106; + break; + + case 0xAC: + case 0x0D: + if(value_reg_b1 ==0x34A) + read_bl_data = 105; + else + read_bl_data = 104; + break; + + case 0xAA: + case 0x09: + if(value_reg_b1 ==0x34A) + read_bl_data = 103; + else + read_bl_data = 102; + break; + + case 0xA5: + case 0x05: + if(value_reg_b1 ==0x34A) + read_bl_data = 101; + else + read_bl_data = 100; + break; + + default: + if(value_reg_b1 ==0x34A) + read_bl_data = 99; + else + read_bl_data = 98; + break; + } + + } +#if 0// 򲹶ʱ绰Ϩ󱳹ⰵ + else if(value_reg_b1 ==0x8DC) + { + // value_reg_b1 =0x39A ~ 0x8DCӦ97~ 1(ǵ⼶Ϊ256) + temp_in_max = 0x8DC; + temp_in_min= 0x39A; + temp_out_max = 97; + temp_out_min= 1; + + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + } +#endif + else //if(value_reg_b1 <0x8DC) + { + // value_reg_b1 =0x39A ~ 0x8DCӦ97~ 1(ǵ⼶Ϊ256) + temp_in_max = 0x8DC; + temp_in_min= 0x39A; + temp_out_max = 97; + temp_out_min= 1; + + if (value_reg_b1 <=temp_in_min) + read_bl_data =temp_out_max; + else if (value_reg_b1 >=temp_in_max) + read_bl_data =temp_out_min; + else + read_bl_data = temp_out_max-(value_reg_b1-temp_in_min)*(temp_out_max-temp_out_min)/(temp_in_max-temp_in_min); + } + +#endif + +} + + +volatile static uint8_t flag_te =0; +#define SYNC_LINE 2000 +static bool set_soft_tear_mode() +{ + if(flag_te == 1){ + hal_dsi_rx_ctrl_set_tear_mode_ex(g_rx_ctrl_handle, SYNC_LINE, TE_SOFT_90HZ_MODE); + }else{ + hal_dsi_rx_ctrl_set_tear_mode_ex(g_rx_ctrl_handle, SYNC_LINE, TE_HW_MODE); + } + TAU_LOGD("tear_mode %d",flag_te); + return true; +} +static bool ap_get_dcs(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + uint16_t value_dcs_te =0; + value_dcs_te = dcs_packet->packet_param[0]; ////80=90hz 00=60hz + switch(value_dcs_te) + { + case 0x80: + flag_te = 1; + break; + case 0x00: + flag_te = 0; + break; + + default: + flag_te = 1; + } + set_soft_tear_mode(); + //value_dcs_te1 = dcs_packet->packet_param[1]; + // TAU_LOGD("TE[%4x]", value_dcs_te ); + //TAU_LOGD("TE[%4x] %d \n", flag_te,panel_display_done); + return true; +} + +static bool set_tear_on(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + if(panel_display_done == false){ + //hal_dsi_rx_ctrl_set_sw_tear_mode(g_rx_ctrl_handle); + hal_dsi_rx_ctrl_gen_a_tear_signal(g_rx_ctrl_handle); + } + set_soft_tear_mode(); + TAU_LOGD("set tear on %d",panel_display_done); + return true; +} + +static bool ap_set_backlight(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + value_reg_b1 = (dcs_packet->packet_param[0] << 8) + dcs_packet->packet_param[1]; + TAU_LOGD("B1[%x] Len[%d]\n", value_reg_b1, dcs_packet->param_length); + + if ((flag_b1 <3) &&(flag_ca <3)) + { + flag_b1++; + } + if (flag_b1 ==3) + return true; + +// printf("B1[%4x],CA[%x] [%d]!\n", value_reg_b1, value_reg_ca, read_bl_data); + translate_data(); + return true; +} +#endif + +static bool ap_get_reg_ca(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + value_reg_ca = (dcs_packet->packet_param[1] << 8)+ dcs_packet->packet_param[2]; + TAU_LOGD("CA[%x] Len[%d]\n", value_reg_ca, dcs_packet->param_length); + + if ((flag_b1 <3) &&(flag_ca <3)) + { + flag_ca++; + } + if (flag_ca ==3) + return true; + +// printf("B1[%4x],CA[%x] [%d]!!\n", value_reg_b1, value_reg_ca, read_bl_data); + translate_data(); + return true; +} + +static bool ap_set_backlight_51(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + uint16_t rd_51_val; //0x0003~0x03FF[1020](0x66֮䣬0x1C5~15B) => (0x6F~0x7FF)[1936] + + rd_51_val = dcs_packet->packet_param[0]; + rd_51_val = (rd_51_val<<8); + rd_51_val |= dcs_packet->packet_param[1]; + +// TAU_LOGD("51[%04X]", rd_51_val); + + rd_51_val = (rd_51_val-0x03)*1936/1020+0x6F; + if (rd_51_val>0x15B && rd_51_val < 0x1C5) + rd_51_val = 0x15B; + + if (g_power_on_flag || g_en_adj_bl){ + hal_dsi_tx_ctrl_write_cmd(0x39, 0, 3, 0x51, rd_51_val>>8, rd_51_val&0x00FF); +// TAU_LOGD("51[%04X--1]", rd_51_val); + } + else{ + hal_dsi_tx_ctrl_write_cmd(0x39, 0, 3, 0x51, 0x00, 0x01); +// TAU_LOGD("51[%04X--0]", rd_51_val); + } + g_en_adj_bl = true; +} + +#if 0 +static bool ap_get_reg_b5(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + value_reg_b5 = (dcs_packet->packet_param[3] << 8) + dcs_packet->packet_param[2]; + TAU_LOGD("CA[%4x],B1[%4x],B5[%4x]", value_reg_ca,value_reg_b1,value_reg_b5); + + return true; +} +#endif + +#ifdef ADD_PANEL_DISPLAY_MODE +uint8_t panel_mode =1; // DFĴ100:ۿ,01:۹,11:3(ӰԺ/Ƭ/.Ŀǰû) +uint16_t panel_r,panel_g,panel_b; // ¼RGBֵ + +#ifdef USE_FOR_SUMSUNG_S9PLUS +#define RATIO_VALUE 2 //Żϵ +#else +#define RATIO_VALUE 2 //Żϵ +#endif + +#endif + +static bool ap_get_reg_df(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + ccm_coef_t ccm; + ccm.coef_c00 = 255; + ccm.coef_c01 = 0; + ccm.coef_c02 = 0; + ccm.coef_c10 = 0; + ccm.coef_c11 = 255; + ccm.coef_c12 = 0; + ccm.coef_c20 = 0; + ccm.coef_c21 = 0; + ccm.coef_c22 = 255; + +#ifdef ADD_PANEL_DISPLAY_MODE + value_reg_df = (dcs_packet->packet_param[35] << 8) + dcs_packet->packet_param[33]; + panel_mode = dcs_packet->packet_param[0]; + panel_r =dcs_packet->packet_param[49]; + panel_g =dcs_packet->packet_param[51]; + panel_b =dcs_packet->packet_param[53]; +// TAU_LOGD("value_reg_df[%4x],panel_mode[%4x],panel_r[%4x],panel_g[%4x],panel_b[%4x]", value_reg_df,panel_mode,panel_r,panel_g,panel_b); + + if (panel_mode ==00) + { + //ģʽ + + #ifdef USE_FOR_S10_BLUE_MODE + //panel_r =256-RATIO_VALUE*(0xFF-panel_r); + //panel_g =256-RATIO_VALUE*(0xFF-panel_g); + //panel_b =256-RATIO_VALUE*(0xFF-panel_b); +// hal_dsi_rx_ctrl_set_cus_pq_gain(g_rx_ctrl_handle,panel_r,panel_g,panel_b); + ccm.coef_c00 = panel_r; + ccm.coef_c11 = panel_g; + ccm.coef_c22 = panel_b; + hal_dsi_tx_ctrl_set_ccm(ccm); + + #else + + value_reg_df =value_reg_df&0xFF; + switch(value_reg_df) + { + case 0xC1: + case 0xC3: + value_blue = BLUE_MIN; + break; + + case 0xCF: + case 0xD0: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)/BLUE_STEP; + break; + + case 0xD8: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*2/BLUE_STEP; + break; + + case 0xDE: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*3/BLUE_STEP; + break; + + case 0xE4: + case 0xE5: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*4/BLUE_STEP; + break; + + case 0xE9: + case 0xEA: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*5/BLUE_STEP; + break; + + case 0xED: + case 0xEE: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*6/BLUE_STEP; + break; + + case 0xF1: + case 0xF2: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*7/BLUE_STEP; + break; + + case 0xF4: + case 0xF5: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*8/BLUE_STEP; + break; + + case 0xF7: + case 0xF8: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*9/BLUE_STEP; + break; + + case 0xFA: + value_blue = BLUE_MAX; + break; + + default: + case 0xFF: + value_blue = 0; + break; + + } + hal_dsi_rx_ctrl_set_cus_pq_gain(g_rx_ctrl_handle,256,256,256); + hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); + + #endif + + } + else + { + #ifndef USE_FOR_S10_BLUE_MODE + value_blue =0; + hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); //ģʽs8+/s9+ + #endif + + //һ㣬ЧԡҪݿͻҪϸ + + panel_r =256-RATIO_VALUE*(0xFF-panel_r); + panel_g =256-RATIO_VALUE*(0xFF-panel_g); + panel_b =256-RATIO_VALUE*(0xFF-panel_b); +// hal_dsi_rx_ctrl_set_cus_pq_gain(g_rx_ctrl_handle,panel_r,panel_g,panel_b); + + ccm.coef_c00 = panel_r; + ccm.coef_c11 = panel_g; + ccm.coef_c22 = panel_b; + hal_dsi_tx_ctrl_set_ccm(ccm); + } + + #ifndef USE_FOR_S10_BLUE_MODE + if (blue_flag==0) + { + blue_flag =1; + delayMs(20); + hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); + } + #endif + +#else + value_reg_df = (dcs_packet->packet_param[35] << 8) + dcs_packet->packet_param[33]; + + value_reg_df =value_reg_df&0xFF; + switch(value_reg_df) + { + case 0xC1: + case 0xC3: + value_blue = BLUE_MIN; + break; + + case 0xCF: + case 0xD0: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)/BLUE_STEP; + break; + + case 0xD8: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*2/BLUE_STEP; + break; + + case 0xDE: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*3/BLUE_STEP; + break; + + case 0xE4: + case 0xE5: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*4/BLUE_STEP; + break; + + case 0xE9: + case 0xEA: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*5/BLUE_STEP; + break; + + case 0xED: + case 0xEE: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*6/BLUE_STEP; + break; + + case 0xF1: + case 0xF2: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*7/BLUE_STEP; + break; + + case 0xF4: + case 0xF5: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*8/BLUE_STEP; + break; + + case 0xF7: + case 0xF8: + value_blue = BLUE_MIN+(BLUE_MAX-BLUE_MIN)*9/BLUE_STEP; + break; + + case 0xFA: + value_blue = BLUE_MAX; + break; + + default: + case 0xFF: + value_blue = 0; + break; + + } + + TAU_LOGD("df[%4x]", value_reg_df); + hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); + if (blue_flag==0) + { + blue_flag =1; + delayMs(20); + hal_dsi_tx_ctrl_write_cmd(0x15, 0, 2, 0x84, value_blue); + } +#endif + + return true; +} + +#if ADD_TP_CALIBRATION +static bool ap_set_tp_calibration_04(hal_dsi_rx_ctrl_handle_t *handler, hal_dcs_packet_t *dcs_packet) +{ + if( (dcs_packet->packet_param[0] == 0x01) && (dcs_packet->packet_param[1] == 0x01) && (dcs_packet->packet_param[1] == 0x01) ) + { + g_calibration_flag = true; + } + return true; +} +#endif + + +/* ƻDCS command */ +static const hal_dcs_execute_entry_t g_cus_rx_dcs_execute_table[] = +{ + {DCS_SET_DISPLAY_ON, ap_set_display_on, true}, + {DCS_SET_DISPLAY_OFF, ap_set_display_off, true}, + {0x35, set_tear_on, true}, + {0xDF, ap_get_reg_df, false}, // + {0xCA, ap_get_reg_ca, false}, //⡣ҪB1ܵ +// {0xB1, ap_set_backlight, false}, + {0x51, ap_set_backlight_51, false}, + +#if ADD_TP_CALIBRATION +// TP calibration + {0x04, ap_set_tp_calibration_04, true}, +#endif + {DCS_ENTER_SLEEP_MODE, ap_set_enter_sleep_mode, true}, + {DCS_EXIT_SLEEP_MODE, ap_set_exit_sleep_mode, true}, + {0, NULL, false} //{0,NULL,false} һ̶ԱΪtableβжϱ׼ +}; + + +static void tx_panel_reset(void) +{ + hal_dsi_tx_ctrl_panel_reset_pin(IO_LVL_HIGH); + delayMs(10); //10ms + hal_dsi_tx_ctrl_panel_reset_pin(IO_LVL_LOW); + delayMs(10); //10ms + hal_dsi_tx_ctrl_panel_reset_pin(IO_LVL_HIGH); + delayMs(10); +} + +#if PANEL_INIT_CODE_ARRAY +static void send_panel_init_code(uint32_t size, uint8_t * data) +{ + uint32_t data_offeset = 0; + uint8_t data_type; + uint8_t vc; + uint8_t data_size; + uint8_t * p_data; + + while(data_offeset < size) + { + data_type = data[data_offeset]; + vc = data[data_offeset + 1]; + data_size = data[data_offeset + 2]; + p_data = &data[data_offeset + 3]; + hal_dsi_tx_ctrl_write_array_cmd(data_type, vc, data_size, p_data); + data_offeset = data_offeset + data_size + 3; + delayUs(50); + } +} + +const uint8_t panel_init_code[] = { + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x00, + 0x39, 0, 9, 0xBA,0x02,0x79,0x00,0x14,0x03,0x9C,0x00,0x01, + 0x39, 0, 2, 0x6F,0x08, + 0x39, 0, 9, 0xBA,0x01,0xAF,0x00,0x14,0x00,0x1C,0x00,0x00, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 8, 0xBA,0x01,0x66,0x00,0x14,0x00,0x1C,0x00, + 0x39, 0, 9, 0xBB,0x02,0x79,0x00,0x14,0x03,0x9C,0x00,0x21, + 0x39, 0, 2, 0xB5,0x84, + 0x39, 0, 2, 0x6F,0x06, + 0x39, 0, 4, 0xB5,0x2B,0x0C,0x33, + 0x39, 0, 2, 0x6F,0x0B, + 0x39, 0, 4, 0xB5,0x2B,0x23,0x33, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 6, 0xB5,0x0C,0x0C,0x0C,0x0C,0x0C, + 0x39, 0, 2, 0x6F,0x01, + 0x39, 0, 2, 0xB6,0x19, + 0x39, 0, 19, 0xB7,0x99,0x99,0x99,0x99,0x99,0x99,0x87,0x65,0x43,0x32,0x10,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x13, + 0x39, 0, 13, 0xB7,0x00,0x00,0x01,0x13,0x78,0x89,0x9A,0xAB,0xBC,0xCD,0xDE,0xEF, + 0x39, 0, 2, 0x6F,0x1F, + 0x39, 0, 25, 0xB7,0x08,0x31,0x66,0x8F,0xF5,0xC1,0xC2,0x33,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0xFF, + 0x39, 0, 3, 0xB2,0x98,0x60, + 0x39, 0, 2, 0x6F,0x09, + 0x39, 0, 2, 0xB2,0x40, + 0x39, 0, 2, 0x6F,0x0F, + 0x39, 0, 9, 0xB2,0x20,0x20,0x21,0xC2,0x21,0xC2,0x2F,0xFF, + 0x39, 0, 13, 0xB3,0x00,0x08,0x00,0x1C,0x00,0x1C,0x00,0x3C,0x00,0x3C,0x00,0x70, + 0x39, 0, 2, 0x6F,0x0C, + 0x39, 0, 13, 0xB3,0x00,0x70,0x00,0xC8,0x00,0xC8,0x01,0x48,0x01,0x48,0x01,0xAD, + 0x39, 0, 2, 0x6F,0x18, + 0x39, 0, 13, 0xB3,0x01,0xAD,0x01,0xC2,0x01,0xC2,0x01,0xC2,0x07,0xFF,0x0F,0xFF, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 9, 0xB3,0x01,0x55,0x08,0xCC,0x08,0xCC,0x0F,0xFF, + 0x39, 0, 2, 0x6F,0x2C, + 0x39, 0, 15, 0xB3,0x09,0x90,0x08,0xDC,0x08,0x70,0x08,0x70,0x07,0xC8,0x07,0xC8,0x06,0xB8, + 0x39, 0, 2, 0x6F,0x3A, + 0x39, 0, 13, 0xB3,0x06,0xB8,0x04,0xE8,0x04,0xE8,0x02,0x48,0x02,0x48,0x00,0x38, + 0x39, 0, 2, 0x6F,0x46, + 0x39, 0, 13, 0xB3,0x00,0x38,0x00,0x38,0x00,0x38,0x00,0x38,0x00,0x38,0x00,0x38, + 0x39, 0, 15, 0xB4,0x0D,0x10,0x0C,0x1C,0x0B,0x88,0x0B,0x88,0x0A,0xA0,0x0A,0xA0,0x09,0x28, + 0x39, 0, 2, 0x6F,0x0E, + 0x39, 0, 13, 0xB4,0x09,0x28,0x06,0xB0,0x06,0xB0,0x03,0x18,0x03,0x18,0x00,0x48, + 0x39, 0, 2, 0x6F,0x1A, + 0x39, 0, 13, 0xB4,0x00,0x48,0x00,0x48,0x00,0x48,0x00,0x48,0x00,0x48,0x00,0x48, + 0x39, 0, 2, 0x6F,0x26, + 0x39, 0, 11, 0xB4,0x0D,0x10,0x00,0x48,0x00,0x48,0x00,0x48,0x00,0x48, + 0x39, 0, 2, 0x6F,0x30, + 0x39, 0, 15, 0xB4,0x09,0x90,0x08,0xDC,0x08,0x70,0x08,0x70,0x07,0xC8,0x07,0xC8,0x06,0xB8, + 0x39, 0, 2, 0x6F,0x3E, + 0x39, 0, 13, 0xB4,0x06,0xB8,0x04,0xE8,0x04,0xE8,0x02,0x48,0x02,0x48,0x00,0x38, + 0x39, 0, 2, 0x6F,0x4A, + 0x39, 0, 13, 0xB4,0x00,0x38,0x00,0x38,0x00,0x38,0x00,0x38,0x00,0x38,0x00,0x38, + 0x39, 0, 2, 0x6F,0xAC, + 0x39, 0, 21, 0xB2,0x0F,0xFF,0x0F,0xFF,0x08,0x09,0x08,0x6C,0x08,0xCA,0x09,0x24,0x09,0x79,0x09,0xCB,0x0A,0x1A,0x0A,0x66, + 0x39, 0, 2, 0x6F,0xC0, + 0x39, 0, 21, 0xB2,0x0A,0xB0,0x0A,0xF7,0x0B,0x3D,0x0B,0x80,0x0B,0xC1,0x0C,0x01,0x0C,0x40,0x0C,0x7C,0x0C,0xB8,0x0C,0xF2, + 0x39, 0, 2, 0x6F,0xD4, + 0x39, 0, 21, 0xB2,0x0D,0x2B,0x0D,0x63,0x0D,0x9A,0x0D,0xCF,0x0E,0x04,0x0E,0x38,0x0E,0x6B,0x0E,0x9D,0x0E,0xCF,0x0E,0xFF, + 0x39, 0, 2, 0x6F,0xE8, + 0x39, 0, 11, 0xB2,0x0F,0x2F,0x0F,0x5E,0x0F,0x8D,0x0F,0xBB,0x0F,0xFF, + 0x39, 0, 2, 0x6F,0x52, + 0x39, 0, 21, 0xB3,0x01,0xC2,0x01,0xC3,0x01,0xF5,0x02,0x27,0x02,0x59,0x02,0x8B,0x02,0xBD,0x02,0xEF,0x03,0x21,0x03,0x53, + 0x39, 0, 2, 0x6F,0x66, + 0x39, 0, 21, 0xB3,0x03,0x84,0x03,0xB6,0x03,0xE8,0x04,0x1A,0x04,0x4C,0x04,0x7E,0x04,0xB0,0x04,0xE2,0x05,0x14,0x05,0x46, + 0x39, 0, 2, 0x6F,0x7A, + 0x39, 0, 21, 0xB3,0x05,0x78,0x05,0xA9,0x05,0xDB,0x06,0x0D,0x06,0x3F,0x06,0x71,0x06,0xA3,0x06,0xD5,0x07,0x07,0x07,0x39, + 0x39, 0, 2, 0x6F,0x8E, + 0x39, 0, 9, 0xB3,0x07,0x6B,0x07,0x9D,0x07,0xCE,0x07,0xFF, + 0x39, 0, 3, 0xB9,0x00,0x96, + 0x39, 0, 3, 0xBD,0x04,0xB0, + 0x39, 0, 4, 0xC0,0x76,0xF3,0xC1, + 0x39, 0, 2, 0x6F,0x08, + 0x39, 0, 2, 0xC0,0x40, + 0x39, 0, 2, 0x6F,0x09, + 0x39, 0, 3, 0xC0,0x20,0x20, + 0x39, 0, 2, 0x6F,0x02, + 0x39, 0, 7, 0xC1,0x24,0x86,0x00,0x57,0x00,0x45, + 0x39, 0, 2, 0x6F,0x0A, + 0x39, 0, 3, 0xC1,0x00,0x86, + 0x39, 0, 2, 0xC5,0x05, + 0x39, 0, 2, 0x6F,0x08, + 0x39, 0, 2, 0xC3,0x00, + 0x39, 0, 15, 0xC6,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55,0x55, + 0x39, 0, 2, 0xCA,0x12, + 0x39, 0, 2, 0xB9,0x00, + 0x39, 0, 5, 0xBE,0x0E,0x0B,0x14,0x13, + 0x39, 0, 2, 0x6F,0x05, + 0x39, 0, 2, 0xBE,0x8A, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x00, + 0x39, 0, 2, 0x6F,0x2A, + 0x39, 0, 2, 0xD9,0x43, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x01, + 0x39, 0, 11, 0xB5,0x00,0xB0,0x00,0x98,0x00,0x98,0x00,0xB0,0x00,0x98, + 0x39, 0, 11, 0xB6,0x01,0x38,0x00,0xD0,0x00,0xD0,0x01,0x38,0x00,0xD0, + 0x39, 0, 13, 0xC2,0x00,0xB0,0x01,0x38,0x00,0xB0,0x01,0x38,0x00,0xB0,0x01,0x38, + 0x39, 0, 3, 0xB0,0x04,0x04, + 0x39, 0, 3, 0xB3,0x13,0x13, + 0x39, 0, 7, 0xB7,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B, + 0x39, 0, 3, 0xB1,0x08,0x08, + 0x39, 0, 3, 0xB4,0x13,0x13, + 0x39, 0, 8, 0xB8,0x46,0x46,0x46,0x46,0x46,0x46,0x46, + 0x39, 0, 29, 0xB9,0x00,0x1F,0x00,0x00,0x00,0x1F,0x00,0x00,0x1F,0x00,0x00,0x1F,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0x1F,0x1F,0x1F,0x1F,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 6, 0xBB,0x03,0x94,0x00,0x19,0x3C, + 0x39, 0, 2, 0x6F,0x05, + 0x39, 0, 20, 0xBB,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20, + 0x39, 0, 2, 0x6F,0x18, + 0x39, 0, 20, 0xBB,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20, + 0x39, 0, 2, 0x6F,0x2B, + 0x39, 0, 20, 0xBB,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20, + 0x39, 0, 2, 0x6F,0x3E, + 0x39, 0, 20, 0xBB,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x1B,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20, + 0x39, 0, 5, 0xBA,0x10,0x10,0x10,0x10, + 0x39, 0, 3, 0xC4,0x80,0x03, + 0x39, 0, 2, 0xC7,0x01, + 0x39, 0, 3, 0xCD,0x05,0x81, + 0x39, 0, 2, 0xCF,0x1D, + 0x39, 0, 2, 0x6F,0x01, + 0x39, 0, 5, 0xCE,0x00,0x01,0x00,0x00, + 0x39, 0, 2, 0x6F,0x09, + 0x39, 0, 2, 0xD2,0x00, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 2, 0xD8,0x0C, + 0x39, 0, 2, 0xD9,0xAB, + 0x39, 0, 2, 0xD1,0x07, + 0x39, 0, 2, 0x6F,0x02, + 0x39, 0, 2, 0xD1,0x06, + 0x39, 0, 2, 0x6F,0x05, + 0x39, 0, 2, 0xD1,0x06, + 0x39, 0, 3, 0xD6,0x00,0x40, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 25, 0xB9,0x00,0x04,0x00,0x0C,0x00,0x14,0x00,0x1C,0x00,0x2C,0x00,0x3C,0x00,0x4C,0x00,0x5C,0x00,0x7C,0x00,0x9C,0x00,0xBC,0x00,0xDC, + 0x39, 0, 25, 0xBA,0x00,0xFC,0x01,0x3C,0x01,0x7C,0x01,0xBC,0x01,0xFC,0x02,0x7C,0x02,0xFC,0x03,0x7C,0x03,0xBC,0x03,0xDC,0x03,0xFC,0x03,0xFF, + 0x39, 0, 2, 0xBC,0x11, + 0x39, 0, 17, 0xBD,0x96,0x00,0x69,0x00,0x00,0x96,0x00,0x69,0xBB,0x44,0x44,0xBB,0xEE,0x11,0x11,0xEE, + 0x39, 0, 2, 0xC1,0x02, + 0x39, 0, 9, 0xC2,0x19,0x00,0x91,0x00,0x19,0x00,0x91,0x00, + 0x39, 0, 3, 0xC0,0x00,0x00, + 0x39, 0, 2, 0xCE,0x01, + 0x39, 0, 2, 0xCC,0x00, + +#if 1 + ///////////#1_gamma.txt/////////////// + + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 2, 0xCC,0x30, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 2, 0xBF,0x09, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x3C,0x02,0x8A,0x02,0xD8,0x03,0x19,0x03,0x99,0x04,0x02,0x04,0x58,0x04,0xAC, + 0x39, 0, 19, 0xB1,0x05,0x37,0x05,0xA7,0x06,0x15,0x06,0x6F,0x06,0xC7,0x07,0x5D,0x07,0xE1,0x08,0x5E,0x08,0xD2, + 0x39, 0, 15, 0xB2,0x09,0xB8,0x0A,0x91,0x0B,0x68,0x0B,0xD7,0x0C,0x12,0x0C,0x4A,0x0C,0x4A, + 0x39, 0, 19, 0xB3,0x00,0x00,0x01,0xB0,0x02,0x29,0x02,0x75,0x02,0xB7,0x03,0x38,0x03,0x98,0x03,0xE4,0x04,0x2E, + 0x39, 0, 19, 0xB4,0x04,0xA4,0x05,0x05,0x05,0x65,0x05,0xB3,0x06,0x00,0x06,0x7F,0x06,0xF5,0x07,0x60,0x07,0xC1, + 0x39, 0, 15, 0xB5,0x08,0x80,0x09,0x33,0x09,0xE4,0x0A,0x38,0x0A,0x61,0x0A,0x8C,0x0A,0x8C, + 0x39, 0, 19, 0xB6,0x00,0x00,0x01,0xE6,0x02,0x6C,0x02,0xDC,0x03,0x31,0x03,0xD7,0x04,0x53,0x04,0xB4,0x05,0x14, + 0x39, 0, 19, 0xB7,0x05,0xA4,0x06,0x1A,0x06,0x8E,0x06,0xEF,0x07,0x4E,0x07,0xEC,0x08,0x7D,0x09,0x03,0x09,0x83, + 0x39, 0, 15, 0xB8,0x0A,0x7F,0x0B,0x79,0x0C,0x72,0x0C,0xFB,0x0D,0x42,0x0D,0x8E,0x0D,0x8E, + 0x39, 0, 2, 0xBF,0x08, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x90,0x02,0xCC,0x03,0x08,0x03,0x40,0x03,0xAD,0x04,0x04,0x04,0x59,0x04,0x9D, + 0x39, 0, 19, 0xB1,0x05,0x22,0x05,0x8D,0x05,0xEB,0x06,0x47,0x06,0x96,0x07,0x1B,0x07,0x9F,0x08,0x0F,0x08,0x7D, + 0x39, 0, 15, 0xB2,0x09,0x42,0x0A,0x05,0x0A,0xBF,0x0B,0x1B,0x0B,0x4C,0x0B,0x7C,0x0B,0x7C, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x26,0x02,0x6E,0x02,0x9B,0x02,0xD0,0x03,0x37,0x03,0x86,0x03,0xD4,0x04,0x0F, + 0x39, 0, 19, 0xB4,0x04,0x81,0x04,0xDF,0x05,0x2F,0x05,0x7E,0x05,0xC1,0x06,0x36,0x06,0xA9,0x07,0x0B,0x07,0x6C, + 0x39, 0, 15, 0xB5,0x08,0x10,0x08,0xB2,0x09,0x4E,0x09,0x9A,0x09,0xC0,0x09,0xE7,0x09,0xE7, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x45,0x02,0xA6,0x02,0xF7,0x03,0x44,0x03,0xDB,0x04,0x45,0x04,0xAE,0x04,0xF9, + 0x39, 0, 19, 0xB7,0x05,0x8C,0x06,0x02,0x06,0x64,0x06,0xC4,0x07,0x16,0x07,0xA3,0x08,0x2F,0x08,0xAC,0x09,0x27, + 0x39, 0, 15, 0xB8,0x0A,0x00,0x0A,0xD8,0x0B,0xAD,0x0C,0x16,0x0C,0x4D,0x0C,0x87,0x0C,0x87, + 0x39, 0, 2, 0xBF,0x07, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x76,0x02,0x92,0x02,0xAE,0x02,0xCA,0x03,0x06,0x03,0x45,0x03,0x7C,0x03,0xAF, + 0x39, 0, 19, 0xB1,0x04,0x0F,0x04,0x5F,0x04,0xAD,0x04,0xF1,0x05,0x2E,0x05,0x97,0x05,0xF8,0x06,0x4F,0x06,0x9E, + 0x39, 0, 15, 0xB2,0x07,0x2A,0x07,0xA6,0x08,0x19,0x08,0x4E,0x08,0x68,0x08,0x82,0x08,0x82, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x24,0x02,0x42,0x02,0x60,0x02,0x73,0x02,0x9F,0x02,0xD4,0x03,0x08,0x03,0x3A, + 0x39, 0, 19, 0xB4,0x03,0x8E,0x03,0xD6,0x04,0x1C,0x04,0x55,0x04,0x8A,0x04,0xE8,0x05,0x3B,0x05,0x85,0x05,0xCC, + 0x39, 0, 15, 0xB5,0x06,0x43,0x06,0xAF,0x07,0x12,0x07,0x41,0x07,0x57,0x07,0x6C,0x07,0x6C, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x39,0x02,0x64,0x02,0x8F,0x02,0xB3,0x03,0x04,0x03,0x58,0x03,0xA2,0x03,0xE4, + 0x39, 0, 19, 0xB7,0x04,0x57,0x04,0xB5,0x05,0x0D,0x05,0x55,0x05,0x97,0x06,0x0A,0x06,0x70,0x06,0xC9,0x07,0x21, + 0x39, 0, 15, 0xB8,0x07,0xB2,0x08,0x38,0x08,0xB3,0x08,0xED,0x09,0x0A,0x09,0x26,0x09,0x26, + 0x39, 0, 2, 0xBF,0x06, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x6D,0x02,0x8B,0x02,0xA9,0x02,0xC7,0x03,0x03,0x03,0x3C,0x03,0x74,0x03,0xA8, + 0x39, 0, 19, 0xB1,0x04,0x05,0x04,0x53,0x04,0xA0,0x04,0xE3,0x05,0x1B,0x05,0x87,0x05,0xEB,0x06,0x40,0x06,0x94, + 0x39, 0, 15, 0xB2,0x07,0x1E,0x07,0x98,0x08,0x06,0x08,0x3D,0x08,0x57,0x08,0x72,0x08,0x72, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x29,0x02,0x44,0x02,0x5F,0x02,0x70,0x02,0x9C,0x02,0xD0,0x03,0x03,0x03,0x36, + 0x39, 0, 19, 0xB4,0x03,0x87,0x03,0xCB,0x04,0x0D,0x04,0x48,0x04,0x79,0x04,0xD9,0x05,0x2F,0x05,0x78,0x05,0xBF, + 0x39, 0, 15, 0xB5,0x06,0x37,0x06,0xA1,0x07,0x02,0x07,0x31,0x07,0x47,0x07,0x5D,0x07,0x5D, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x39,0x02,0x63,0x02,0x8D,0x02,0xB0,0x03,0x00,0x03,0x4D,0x03,0x98,0x03,0xDE, + 0x39, 0, 19, 0xB7,0x04,0x4D,0x04,0xA6,0x04,0xFE,0x05,0x45,0x05,0x82,0x05,0xF9,0x06,0x62,0x06,0xBC,0x07,0x15, + 0x39, 0, 15, 0xB8,0x07,0xA5,0x08,0x28,0x08,0x9F,0x08,0xDA,0x08,0xF6,0x09,0x11,0x09,0x11, + 0x39, 0, 2, 0xBF,0x05, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x98,0x02,0xAE,0x02,0xC4,0x02,0xDA,0x03,0x10,0x03,0x44,0x03,0x77,0x03,0xA8, + 0x39, 0, 19, 0xB1,0x04,0x07,0x04,0x5C,0x04,0xA5,0x04,0xE6,0x05,0x1B,0x05,0x81,0x05,0xE5,0x06,0x36,0x06,0x86, + 0x39, 0, 15, 0xB2,0x07,0x12,0x07,0x89,0x07,0xF7,0x08,0x2D,0x08,0x48,0x08,0x60,0x08,0x60, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x41,0x02,0x59,0x02,0x71,0x02,0x80,0x02,0xA7,0x02,0xD6,0x03,0x03,0x03,0x30, + 0x39, 0, 19, 0xB4,0x03,0x87,0x03,0xD2,0x04,0x11,0x04,0x4B,0x04,0x7D,0x04,0xD5,0x05,0x2B,0x05,0x72,0x05,0xB7, + 0x39, 0, 15, 0xB5,0x06,0x2F,0x06,0x98,0x06,0xF7,0x07,0x25,0x07,0x3C,0x07,0x51,0x07,0x51, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x54,0x02,0x79,0x02,0x9E,0x02,0xBD,0x03,0x06,0x03,0x4E,0x03,0x94,0x03,0xD2, + 0x39, 0, 19, 0xB7,0x04,0x4B,0x04,0xAD,0x04,0xFF,0x05,0x48,0x05,0x84,0x05,0xF1,0x06,0x5D,0x06,0xB4,0x07,0x09, + 0x39, 0, 15, 0xB8,0x07,0x9C,0x08,0x1D,0x08,0x92,0x08,0xCB,0x08,0xE7,0x09,0x02,0x09,0x02, + 0x39, 0, 2, 0xBF,0x04, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0xA2,0x02,0xB9,0x02,0xD0,0x02,0xE7,0x03,0x18,0x03,0x4B,0x03,0x7D,0x03,0xB2, + 0x39, 0, 19, 0xB1,0x04,0x03,0x04,0x53,0x04,0x95,0x04,0xD6,0x05,0x11,0x05,0x7A,0x05,0xDC,0x06,0x2D,0x06,0x7D, + 0x39, 0, 15, 0xB2,0x07,0x01,0x07,0x77,0x07,0xE4,0x08,0x18,0x08,0x31,0x08,0x49,0x08,0x49, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x65,0x02,0x79,0x02,0x8D,0x02,0x9A,0x02,0xC0,0x02,0xEC,0x03,0x16,0x03,0x45, + 0x39, 0, 19, 0xB4,0x03,0x90,0x03,0xDA,0x04,0x15,0x04,0x4E,0x04,0x83,0x04,0xDF,0x05,0x31,0x05,0x77,0x05,0xBB, + 0x39, 0, 15, 0xB5,0x06,0x31,0x06,0x98,0x06,0xF7,0x07,0x23,0x07,0x38,0x07,0x4C,0x07,0x4C, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x7A,0x02,0x96,0x02,0xB2,0x02,0xCA,0x03,0x10,0x03,0x55,0x03,0x99,0x03,0xDC, + 0x39, 0, 19, 0xB7,0x04,0x40,0x04,0xA2,0x04,0xEE,0x05,0x38,0x05,0x79,0x05,0xEE,0x06,0x54,0x06,0xA9,0x06,0xFC, + 0x39, 0, 15, 0xB8,0x07,0x8A,0x08,0x09,0x08,0x80,0x08,0xB8,0x08,0xD2,0x08,0xEC,0x08,0xEC, + 0x39, 0, 2, 0xBF,0x03, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0xEA,0x02,0xFB,0x03,0x0C,0x03,0x1D,0x03,0x40,0x03,0x6C,0x03,0x96,0x03,0xBE, + 0x39, 0, 19, 0xB1,0x04,0x0D,0x04,0x52,0x04,0x91,0x04,0xCF,0x05,0x06,0x05,0x6A,0x05,0xC3,0x06,0x13,0x06,0x62, + 0x39, 0, 15, 0xB2,0x06,0xE5,0x07,0x59,0x07,0xC0,0x07,0xF2,0x08,0x0A,0x08,0x21,0x08,0x21, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x95,0x02,0xAA,0x02,0xBF,0x02,0xD4,0x02,0xEF,0x03,0x11,0x03,0x34,0x03,0x55, + 0x39, 0, 19, 0xB4,0x03,0x9E,0x03,0xDD,0x04,0x15,0x04,0x4B,0x04,0x7D,0x04,0xD5,0x05,0x21,0x05,0x66,0x05,0xAA, + 0x39, 0, 15, 0xB5,0x06,0x19,0x06,0x7D,0x06,0xD7,0x07,0x03,0x07,0x17,0x07,0x2B,0x07,0x2B, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0xA4,0x02,0xC2,0x02,0xE0,0x02,0xFE,0x03,0x31,0x03,0x6C,0x03,0xA3,0x03,0xD8, + 0x39, 0, 19, 0xB7,0x04,0x40,0x04,0x95,0x04,0xE0,0x05,0x29,0x05,0x69,0x05,0xD8,0x06,0x38,0x06,0x8E,0x06,0xE2, + 0x39, 0, 15, 0xB8,0x07,0x6D,0x07,0xE8,0x08,0x58,0x08,0x8E,0x08,0xA8,0x08,0xC1,0x08,0xC1, + 0x39, 0, 2, 0xBF,0x02, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0x24,0x03,0x34,0x03,0x44,0x03,0x54,0x03,0x74,0x03,0x94,0x03,0xB4,0x03,0xD3, + 0x39, 0, 19, 0xB1,0x04,0x16,0x04,0x53,0x04,0x8B,0x04,0xC1,0x04,0xF2,0x05,0x51,0x05,0xA7,0x05,0xF2,0x06,0x3E, + 0x39, 0, 15, 0xB2,0x06,0xB9,0x07,0x26,0x07,0x8E,0x07,0xBE,0x07,0xD4,0x07,0xEA,0x07,0xEA, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0xB7,0x02,0xCD,0x02,0xE3,0x02,0xF9,0x03,0x25,0x03,0x41,0x03,0x5B,0x03,0x74, + 0x39, 0, 19, 0xB4,0x03,0xAD,0x03,0xE8,0x04,0x19,0x04,0x49,0x04,0x73,0x04,0xC4,0x05,0x11,0x05,0x50,0x05,0x8C, + 0x39, 0, 15, 0xB5,0x05,0xF9,0x06,0x57,0x06,0xAE,0x06,0xD7,0x06,0xEA,0x06,0xFD,0x06,0xFD, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0xC9,0x02,0xE5,0x03,0x01,0x03,0x1D,0x03,0x56,0x03,0x86,0x03,0xB3,0x03,0xDE, + 0x39, 0, 19, 0xB7,0x04,0x37,0x04,0x8A,0x04,0xCF,0x05,0x12,0x05,0x4A,0x05,0xB8,0x06,0x1A,0x06,0x6B,0x06,0xB9, + 0x39, 0, 15, 0xB8,0x07,0x3F,0x07,0xB6,0x08,0x23,0x08,0x56,0x08,0x6E,0x08,0x86,0x08,0x86, + 0x39, 0, 2, 0xBF,0x01, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0x6F,0x03,0x7A,0x03,0x85,0x03,0x90,0x03,0xA7,0x03,0xBE,0x03,0xD5,0x03,0xEE, + 0x39, 0, 19, 0xB1,0x04,0x1E,0x04,0x4F,0x04,0x7E,0x04,0xAD,0x04,0xD8,0x05,0x2A,0x05,0x71,0x05,0xB7,0x05,0xFA, + 0x39, 0, 15, 0xB2,0x06,0x70,0x06,0xDB,0x07,0x38,0x07,0x65,0x07,0x7B,0x07,0x8F,0x07,0x8F, + 0x39, 0, 19, 0xB3,0x00,0x00,0x03,0x20,0x03,0x2D,0x03,0x3A,0x03,0x47,0x03,0x62,0x03,0x7D,0x03,0x8E,0x03,0xA2, + 0x39, 0, 19, 0xB4,0x03,0xC7,0x03,0xEE,0x04,0x17,0x04,0x3E,0x04,0x64,0x04,0xAC,0x04,0xE9,0x05,0x24,0x05,0x5B, + 0x39, 0, 15, 0xB5,0x05,0xBD,0x06,0x17,0x06,0x66,0x06,0x8C,0x06,0x9F,0x06,0xB1,0x06,0xB1, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0x2E,0x03,0x40,0x03,0x52,0x03,0x64,0x03,0x88,0x03,0xAC,0x03,0xCA,0x03,0xED, + 0x39, 0, 19, 0xB7,0x04,0x2F,0x04,0x6D,0x04,0xAD,0x04,0xE8,0x05,0x1D,0x05,0x83,0x05,0xD5,0x06,0x25,0x06,0x6F, + 0x39, 0, 15, 0xB8,0x06,0xF0,0x07,0x63,0x07,0xC5,0x07,0xF5,0x08,0x0D,0x08,0x23,0x08,0x23, + 0x39, 0, 2, 0xBF,0x00, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0xBE,0x03,0xC4,0x03,0xCA,0x03,0xD0,0x03,0xDD,0x03,0xEA,0x03,0xF7,0x04,0x04, + 0x39, 0, 19, 0xB1,0x04,0x1F,0x04,0x3C,0x04,0x58,0x04,0x77,0x04,0x94,0x04,0xCD,0x05,0x03,0x05,0x37,0x05,0x69, + 0x39, 0, 15, 0xB2,0x05,0xC6,0x06,0x18,0x06,0x69,0x06,0x8F,0x06,0xA1,0x06,0xB5,0x06,0xB5, + 0x39, 0, 19, 0xB3,0x00,0x00,0x03,0x83,0x03,0x8A,0x03,0x91,0x03,0x98,0x03,0xA6,0x03,0xB4,0x03,0xC2,0x03,0xD0, + 0x39, 0, 19, 0xB4,0x03,0xE2,0x03,0xF8,0x04,0x0D,0x04,0x26,0x04,0x3C,0x04,0x6A,0x04,0x96,0x04,0xC1,0x04,0xEB, + 0x39, 0, 15, 0xB5,0x05,0x39,0x05,0x7D,0x05,0xBF,0x05,0xDF,0x05,0xED,0x05,0xFD,0x05,0xFD, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0x81,0x03,0x8B,0x03,0x95,0x03,0x9F,0x03,0xB4,0x03,0xC9,0x03,0xDE,0x03,0xF3, + 0x39, 0, 19, 0xB7,0x04,0x16,0x04,0x3E,0x04,0x67,0x04,0x8F,0x04,0xB3,0x04,0xFE,0x05,0x43,0x05,0x83,0x05,0xC1, + 0x39, 0, 15, 0xB8,0x06,0x2F,0x06,0x8B,0x06,0xE5,0x07,0x0F,0x07,0x22,0x07,0x35,0x07,0x35, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 2, 0xBF,0x19, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x26,0x02,0x64,0x02,0xA2,0x02,0xDB,0x03,0x4A,0x03,0xB1,0x04,0x04,0x04,0x55, + 0x39, 0, 19, 0xB1,0x04,0xD8,0x05,0x46,0x05,0xB3,0x06,0x0B,0x06,0x61,0x06,0xFC,0x07,0x7F,0x07,0xFB,0x08,0x6F, + 0x39, 0, 15, 0xB2,0x09,0x55,0x0A,0x31,0x0B,0x0B,0x0B,0x7E,0x0B,0xBA,0x0B,0xF3,0x0B,0xF3, + 0x39, 0, 19, 0xB3,0x00,0x00,0x01,0xC0,0x02,0x1B,0x02,0x54,0x02,0x89,0x02,0xF1,0x03,0x4D,0x03,0x94,0x03,0xDA, + 0x39, 0, 19, 0xB4,0x04,0x4F,0x04,0xAD,0x05,0x0A,0x05,0x56,0x05,0xA1,0x06,0x28,0x06,0x98,0x07,0x03,0x07,0x64, + 0x39, 0, 15, 0xB5,0x08,0x24,0x08,0xD7,0x09,0x88,0x09,0xE1,0x0A,0x0B,0x0A,0x35,0x0A,0x35, + 0x39, 0, 19, 0xB6,0x00,0x00,0x01,0xF3,0x02,0x57,0x02,0xAB,0x02,0xF5,0x03,0x86,0x04,0x00,0x04,0x5D,0x04,0xB8, + 0x39, 0, 19, 0xB7,0x05,0x4A,0x05,0xBD,0x06,0x2F,0x06,0x8D,0x06,0xE9,0x07,0x92,0x08,0x1B,0x08,0xA1,0x09,0x20, + 0x39, 0, 15, 0xB8,0x0A,0x1B,0x0B,0x1B,0x0C,0x1A,0x0C,0xA6,0x0C,0xF3,0x0D,0x44,0x0D,0x44, + 0x39, 0, 2, 0xBF,0x18, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x97,0x02,0xC2,0x02,0xED,0x03,0x18,0x03,0x6C,0x03,0xBA,0x04,0x07,0x04,0x48, + 0x39, 0, 19, 0xB1,0x04,0xC7,0x05,0x31,0x05,0x8E,0x05,0xE9,0x06,0x37,0x06,0xBA,0x07,0x3B,0x07,0xAB,0x08,0x1A, + 0x39, 0, 15, 0xB2,0x08,0xE1,0x09,0xA6,0x0A,0x62,0x0A,0xBE,0x0A,0xED,0x0B,0x20,0x0B,0x20, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x47,0x02,0x77,0x02,0x95,0x02,0xBA,0x03,0x00,0x03,0x43,0x03,0x84,0x03,0xBD, + 0x39, 0, 19, 0xB4,0x04,0x2B,0x04,0x87,0x04,0xD7,0x05,0x26,0x05,0x68,0x05,0xDA,0x06,0x4A,0x06,0xAB,0x07,0x0B, + 0x39, 0, 15, 0xB5,0x07,0xAF,0x08,0x52,0x08,0xEC,0x09,0x38,0x09,0x60,0x09,0x88,0x09,0x88, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x60,0x02,0xA5,0x02,0xDF,0x03,0x1C,0x03,0x92,0x03,0xF2,0x04,0x51,0x04,0x9B, + 0x39, 0, 19, 0xB7,0x05,0x2C,0x05,0x9F,0x06,0x02,0x06,0x64,0x06,0xB7,0x07,0x44,0x07,0xCF,0x08,0x48,0x08,0xBF, + 0x39, 0, 15, 0xB8,0x09,0x9A,0x0A,0x74,0x0B,0x51,0x0B,0xBE,0x0B,0xF5,0x0C,0x30,0x0C,0x30, + 0x39, 0, 2, 0xBF,0x17, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x8B,0x02,0x9B,0x02,0xAB,0x02,0xBB,0x02,0xE6,0x03,0x16,0x03,0x44,0x03,0x72, + 0x39, 0, 19, 0xB1,0x03,0xC0,0x04,0x0C,0x04,0x53,0x04,0x93,0x04,0xCC,0x05,0x36,0x05,0x97,0x05,0xEA,0x06,0x3A, + 0x39, 0, 15, 0xB2,0x06,0xC6,0x07,0x44,0x07,0xB6,0x07,0xE9,0x08,0x04,0x08,0x1E,0x08,0x1E, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x3B,0x02,0x51,0x02,0x67,0x02,0x75,0x02,0x92,0x02,0xB8,0x02,0xDD,0x03,0x03, + 0x39, 0, 19, 0xB4,0x03,0x47,0x03,0x88,0x03,0xC4,0x03,0xFE,0x04,0x2E,0x04,0x8B,0x04,0xE0,0x05,0x2A,0x05,0x6C, + 0x39, 0, 15, 0xB5,0x05,0xE5,0x06,0x4C,0x06,0xB0,0x06,0xDF,0x06,0xF6,0x07,0x0C,0x07,0x0C, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x55,0x02,0x73,0x02,0x91,0x02,0xAA,0x02,0xE3,0x03,0x27,0x03,0x65,0x03,0xA0, + 0x39, 0, 19, 0xB7,0x04,0x02,0x04,0x5C,0x04,0xAC,0x04,0xF5,0x05,0x34,0x05,0xA6,0x06,0x0F,0x06,0x69,0x06,0xBC, + 0x39, 0, 15, 0xB8,0x07,0x51,0x07,0xD4,0x08,0x4F,0x08,0x88,0x08,0xA6,0x08,0xC2,0x08,0xC2, + 0x39, 0, 2, 0xBF,0x16, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0x8E,0x02,0x9D,0x02,0xAC,0x02,0xBB,0x02,0xE4,0x03,0x11,0x03,0x3D,0x03,0x68, + 0x39, 0, 19, 0xB1,0x03,0xC1,0x04,0x08,0x04,0x4E,0x04,0x8D,0x04,0xC3,0x05,0x2D,0x05,0x8B,0x05,0xDC,0x06,0x2B, + 0x39, 0, 15, 0xB2,0x06,0xB5,0x07,0x31,0x07,0xA3,0x07,0xD8,0x07,0xF1,0x08,0x0C,0x08,0x0C, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x3F,0x02,0x53,0x02,0x67,0x02,0x74,0x02,0x91,0x02,0xB5,0x02,0xD7,0x02,0xFB, + 0x39, 0, 19, 0xB4,0x03,0x46,0x03,0x84,0x03,0xC1,0x03,0xF8,0x04,0x27,0x04,0x81,0x04,0xD2,0x05,0x18,0x05,0x5D, + 0x39, 0, 15, 0xB5,0x05,0xD6,0x06,0x40,0x06,0xA3,0x06,0xD1,0x06,0xE6,0x06,0xFD,0x06,0xFD, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x58,0x02,0x74,0x02,0x90,0x02,0xA8,0x02,0xE1,0x03,0x1F,0x03,0x5B,0x03,0x93, + 0x39, 0, 19, 0xB7,0x04,0x01,0x04,0x55,0x04,0xA7,0x04,0xEE,0x05,0x28,0x05,0x9A,0x05,0xFF,0x06,0x55,0x06,0xA9, + 0x39, 0, 15, 0xB8,0x07,0x3F,0x07,0xC2,0x08,0x3E,0x08,0x77,0x08,0x92,0x08,0xAF,0x08,0xAF, + 0x39, 0, 2, 0xBF,0x15, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0xA9,0x02,0xB8,0x02,0xC7,0x02,0xD6,0x02,0xF7,0x03,0x22,0x03,0x4C,0x03,0x73, + 0x39, 0, 19, 0xB1,0x03,0xBF,0x04,0x04,0x04,0x49,0x04,0x88,0x04,0xBF,0x05,0x22,0x05,0x83,0x05,0xD4,0x06,0x23, + 0x39, 0, 15, 0xB2,0x06,0xAE,0x07,0x28,0x07,0x94,0x07,0xC8,0x07,0xE4,0x07,0xFD,0x07,0xFD, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x52,0x02,0x66,0x02,0x7A,0x02,0x87,0x02,0x9F,0x02,0xBF,0x02,0xDD,0x03,0x01, + 0x39, 0, 19, 0xB4,0x03,0x45,0x03,0x86,0x03,0xBF,0x03,0xF4,0x04,0x27,0x04,0x7C,0x04,0xD0,0x05,0x15,0x05,0x58, + 0x39, 0, 15, 0xB5,0x05,0xD1,0x06,0x38,0x06,0x97,0x06,0xC5,0x06,0xDB,0x06,0xF1,0x06,0xF1, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x75,0x02,0x8F,0x02,0xA9,0x02,0xBF,0x02,0xEE,0x03,0x29,0x03,0x62,0x03,0x96, + 0x39, 0, 19, 0xB7,0x03,0xFC,0x04,0x54,0x04,0xA2,0x04,0xE6,0x05,0x26,0x05,0x90,0x05,0xF9,0x06,0x4F,0x06,0xA3, + 0x39, 0, 15, 0xB8,0x07,0x37,0x07,0xB9,0x08,0x2F,0x08,0x69,0x08,0x84,0x08,0x9F,0x08,0x9F, + 0x39, 0, 2, 0xBF,0x14, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0xBE,0x02,0xC9,0x02,0xD4,0x02,0xDF,0x03,0x00,0x03,0x25,0x03,0x49,0x03,0x6F, + 0x39, 0, 19, 0xB1,0x03,0xBA,0x04,0x04,0x04,0x44,0x04,0x82,0x04,0xBA,0x05,0x20,0x05,0x79,0x05,0xC9,0x06,0x18, + 0x39, 0, 15, 0xB2,0x06,0x9E,0x07,0x15,0x07,0x82,0x07,0xB6,0x07,0xCE,0x07,0xE5,0x07,0xE5, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x6B,0x02,0x7E,0x02,0x91,0x02,0x9D,0x02,0xB5,0x02,0xD5,0x02,0xF3,0x03,0x10, + 0x39, 0, 19, 0xB4,0x03,0x52,0x03,0x93,0x03,0xCB,0x04,0x01,0x04,0x33,0x04,0x8A,0x04,0xD3,0x05,0x18,0x05,0x5B, + 0x39, 0, 15, 0xB5,0x05,0xCF,0x06,0x36,0x06,0x95,0x06,0xC1,0x06,0xD6,0x06,0xEA,0x06,0xEA, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x8B,0x02,0xA3,0x02,0xBB,0x02,0xCF,0x02,0xFA,0x03,0x30,0x03,0x64,0x03,0x95, + 0x39, 0, 19, 0xB7,0x03,0xF3,0x04,0x50,0x04,0x99,0x04,0xE1,0x05,0x22,0x05,0x92,0x05,0xEF,0x06,0x43,0x06,0x95, + 0x39, 0, 15, 0xB8,0x07,0x25,0x07,0xA7,0x08,0x1E,0x08,0x56,0x08,0x70,0x08,0x89,0x08,0x89, + 0x39, 0, 2, 0xBF,0x13, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0xF5,0x03,0x01,0x03,0x0D,0x03,0x19,0x03,0x32,0x03,0x50,0x03,0x6F,0x03,0x8D, + 0x39, 0, 19, 0xB1,0x03,0xCC,0x04,0x0B,0x04,0x45,0x04,0x7D,0x04,0xB1,0x05,0x15,0x05,0x6A,0x05,0xB4,0x05,0xFD, + 0x39, 0, 15, 0xB2,0x06,0x82,0x06,0xF8,0x07,0x5F,0x07,0x91,0x07,0xA9,0x07,0xBF,0x07,0xBF, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0xA6,0x02,0xB7,0x02,0xC8,0x02,0xD9,0x02,0xEF,0x03,0x05,0x03,0x1F,0x03,0x38, + 0x39, 0, 19, 0xB4,0x03,0x6C,0x03,0xA1,0x03,0xD4,0x04,0x05,0x04,0x30,0x04,0x86,0x04,0xCF,0x05,0x10,0x05,0x4F, + 0x39, 0, 15, 0xB5,0x05,0xBF,0x06,0x20,0x06,0x7A,0x06,0xA5,0x06,0xB9,0x06,0xCC,0x06,0xCC, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0xC9,0x02,0xDE,0x02,0xF3,0x03,0x08,0x03,0x2C,0x03,0x55,0x03,0x81,0x03,0xAC, + 0x39, 0, 19, 0xB7,0x03,0xFD,0x04,0x4C,0x04,0x91,0x04,0xD5,0x05,0x10,0x05,0x80,0x05,0xDF,0x06,0x2F,0x06,0x7D, + 0x39, 0, 15, 0xB8,0x07,0x0C,0x07,0x8A,0x07,0xF9,0x08,0x2F,0x08,0x48,0x08,0x61,0x08,0x61, + 0x39, 0, 2, 0xBF,0x12, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0x33,0x03,0x3E,0x03,0x49,0x03,0x54,0x03,0x6A,0x03,0x80,0x03,0x97,0x03,0xAD, + 0x39, 0, 19, 0xB1,0x03,0xE1,0x04,0x13,0x04,0x47,0x04,0x79,0x04,0xA6,0x04,0xFE,0x05,0x4E,0x05,0x99,0x05,0xDE, + 0x39, 0, 15, 0xB2,0x06,0x58,0x06,0xC7,0x07,0x2B,0x07,0x5B,0x07,0x71,0x07,0x88,0x07,0x88, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0xE6,0x02,0xF4,0x03,0x02,0x03,0x10,0x03,0x2C,0x03,0x3E,0x03,0x51,0x03,0x62, + 0x39, 0, 19, 0xB4,0x03,0x8D,0x03,0xB5,0x03,0xE1,0x04,0x0C,0x04,0x33,0x04,0x7D,0x04,0xBF,0x04,0xFD,0x05,0x37, + 0x39, 0, 15, 0xB5,0x05,0x9E,0x05,0xFB,0x06,0x50,0x06,0x79,0x06,0x8C,0x06,0xA0,0x06,0xA0, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0x0C,0x03,0x1D,0x03,0x2E,0x03,0x3F,0x03,0x61,0x03,0x7E,0x03,0x9F,0x03,0xBE, + 0x39, 0, 19, 0xB7,0x04,0x05,0x04,0x44,0x04,0x85,0x04,0xC5,0x04,0xFA,0x05,0x62,0x05,0xBC,0x06,0x0F,0x06,0x5C, + 0x39, 0, 15, 0xB8,0x06,0xE0,0x07,0x57,0x07,0xC1,0x07,0xF4,0x08,0x0C,0x08,0x26,0x08,0x26, + 0x39, 0, 2, 0xBF,0x11, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0x7E,0x03,0x86,0x03,0x8E,0x03,0x96,0x03,0xA7,0x03,0xB8,0x03,0xC9,0x03,0xDC, + 0x39, 0, 19, 0xB1,0x03,0xFE,0x04,0x24,0x04,0x4A,0x04,0x6F,0x04,0x96,0x04,0xE2,0x05,0x24,0x05,0x64,0x05,0xA2, + 0x39, 0, 15, 0xB2,0x06,0x12,0x06,0x78,0x06,0xD4,0x07,0x01,0x07,0x17,0x07,0x2B,0x07,0x2B, + 0x39, 0, 19, 0xB3,0x00,0x00,0x03,0x29,0x03,0x35,0x03,0x41,0x03,0x4D,0x03,0x65,0x03,0x7D,0x03,0x8C,0x03,0x9B, + 0x39, 0, 19, 0xB4,0x03,0xB7,0x03,0xD3,0x03,0xF2,0x04,0x14,0x04,0x34,0x04,0x72,0x04,0xA8,0x04,0xDD,0x05,0x10, + 0x39, 0, 15, 0xB5,0x05,0x6D,0x05,0xC0,0x06,0x0D,0x06,0x32,0x06,0x44,0x06,0x55,0x06,0x55, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0x45,0x03,0x54,0x03,0x63,0x03,0x72,0x03,0x91,0x03,0xB0,0x03,0xCA,0x03,0xE3, + 0x39, 0, 19, 0xB7,0x04,0x13,0x04,0x45,0x04,0x78,0x04,0xAA,0x04,0xDA,0x05,0x37,0x05,0x85,0x05,0xD1,0x06,0x16, + 0x39, 0, 15, 0xB8,0x06,0x91,0x07,0x01,0x07,0x64,0x07,0x94,0x07,0xAB,0x07,0xC1,0x07,0xC1, + 0x39, 0, 2, 0xBF,0x10, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0xE6,0x03,0xE9,0x03,0xEC,0x03,0xEF,0x03,0xF6,0x03,0xFD,0x04,0x04,0x04,0x0B, + 0x39, 0, 19, 0xB1,0x04,0x1A,0x04,0x2D,0x04,0x45,0x04,0x59,0x04,0x6E,0x04,0x9E,0x04,0xCC,0x04,0xF8,0x05,0x22, + 0x39, 0, 15, 0xB2,0x05,0x78,0x05,0xC5,0x06,0x11,0x06,0x36,0x06,0x47,0x06,0x56,0x06,0x56, + 0x39, 0, 19, 0xB3,0x00,0x00,0x03,0x8D,0x03,0x93,0x03,0x99,0x03,0x9F,0x03,0xAC,0x03,0xB9,0x03,0xC6,0x03,0xD3, + 0x39, 0, 19, 0xB4,0x03,0xE4,0x03,0xF5,0x04,0x06,0x04,0x17,0x04,0x28,0x04,0x4E,0x04,0x72,0x04,0x96,0x04,0xB9, + 0x39, 0, 15, 0xB5,0x04,0xFC,0x05,0x3A,0x05,0x77,0x05,0x94,0x05,0xA1,0x05,0xAF,0x05,0xAF, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0xB3,0x03,0xBA,0x03,0xC1,0x03,0xC8,0x03,0xD7,0x03,0xE6,0x03,0xF5,0x04,0x04, + 0x39, 0, 19, 0xB7,0x04,0x1D,0x04,0x37,0x04,0x56,0x04,0x74,0x04,0x92,0x04,0xD1,0x05,0x0B,0x05,0x43,0x05,0x79, + 0x39, 0, 15, 0xB8,0x05,0xDD,0x06,0x35,0x06,0x8B,0x06,0xB3,0x06,0xC5,0x06,0xD9,0x06,0xD9, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 2, 0xBF,0x42, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0xB0,0x03,0xDA,0x04,0x04,0x04,0x2E,0x04,0x77,0x04,0xB8,0x04,0xF8,0x05,0x33, + 0x39, 0, 19, 0xB1,0x05,0xA6,0x06,0x06,0x06,0x64,0x06,0xB6,0x06,0xFF,0x07,0x8D,0x08,0x03,0x08,0x69,0x08,0xCD, + 0x39, 0, 15, 0xB2,0x09,0x7A,0x0A,0x10,0x0A,0x94,0x0A,0xCF,0x0A,0xEE,0x0B,0x0C,0x0B,0x0C, + 0x39, 0, 19, 0xB3,0x00,0x00,0x03,0x06,0x03,0x2A,0x03,0x4E,0x03,0x65,0x03,0x97,0x03,0xDB,0x04,0x1E,0x04,0x5A, + 0x39, 0, 19, 0xB4,0x04,0xCF,0x05,0x25,0x05,0x79,0x05,0xC3,0x06,0x03,0x06,0x80,0x06,0xE1,0x07,0x3B,0x07,0x93, + 0x39, 0, 15, 0xB5,0x08,0x27,0x08,0xA5,0x09,0x1A,0x09,0x4C,0x09,0x67,0x09,0x80,0x09,0x80, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0x3D,0x03,0x76,0x03,0xAF,0x03,0xDF,0x04,0x41,0x04,0xA4,0x05,0x06,0x05,0x55, + 0x39, 0, 19, 0xB7,0x05,0xF1,0x06,0x63,0x06,0xD4,0x07,0x2D,0x07,0x7D,0x08,0x1B,0x08,0x95,0x09,0x00,0x09,0x6A, + 0x39, 0, 15, 0xB8,0x0A,0x1E,0x0A,0xBE,0x0B,0x51,0x0B,0x93,0x0B,0xB7,0x0B,0xD9,0x0B,0xD9, + 0x39, 0, 2, 0xBF,0x41, + 0x39, 0, 19, 0xB0,0x00,0x00,0x02,0xCF,0x03,0xCB,0x03,0xEB,0x04,0x0B,0x04,0x47,0x04,0x7E,0x04,0xCC,0x04,0xFD, + 0x39, 0, 19, 0xB1,0x05,0x2A,0x05,0x78,0x05,0xC9,0x06,0x12,0x06,0x99,0x06,0xE1,0x07,0x30,0x07,0x9A,0x07,0xF4, + 0x39, 0, 15, 0xB2,0x08,0x44,0x08,0xE8,0x09,0xAD,0x09,0xE6,0x0A,0x03,0x0A,0x1D,0x0A,0x20, + 0x39, 0, 19, 0xB3,0x00,0x00,0x02,0x4E,0x03,0x1D,0x03,0x39,0x03,0x52,0x03,0x76,0x03,0x9E,0x03,0xF0,0x04,0x23, + 0x39, 0, 19, 0xB4,0x04,0x50,0x04,0xA0,0x04,0xEE,0x05,0x2F,0x05,0xA9,0x05,0xE9,0x06,0x2E,0x06,0x8B,0x06,0xD5, + 0x39, 0, 15, 0xB5,0x07,0x1A,0x07,0xAA,0x08,0x52,0x08,0x82,0x08,0x9A,0x08,0xB1,0x08,0xB3, + 0x39, 0, 19, 0xB6,0x00,0x00,0x02,0x78,0x03,0x62,0x03,0x8D,0x03,0xB7,0x04,0x01,0x04,0x4C,0x04,0xC3,0x05,0x0C, + 0x39, 0, 19, 0xB7,0x05,0x48,0x05,0xB3,0x06,0x1A,0x06,0x71,0x07,0x0E,0x07,0x5C,0x07,0xB4,0x08,0x28,0x08,0x85, + 0x39, 0, 15, 0xB8,0x08,0xD9,0x09,0x86,0x0A,0x54,0x0A,0x91,0x0A,0xB0,0x0A,0xCD,0x0A,0xD0, + 0x39, 0, 2, 0xBF,0x40, + 0x39, 0, 19, 0xB0,0x00,0x00,0x03,0xCD,0x03,0xD2,0x03,0xD7,0x03,0xDC,0x03,0xF4,0x04,0x10,0x04,0x2A,0x04,0x42, + 0x39, 0, 19, 0xB1,0x04,0x6F,0x04,0x99,0x04,0xC1,0x04,0xF0,0x05,0x17,0x05,0x62,0x05,0xAB,0x05,0xED,0x06,0x2E, + 0x39, 0, 15, 0xB2,0x06,0x9C,0x06,0xFE,0x07,0x5C,0x07,0x8C,0x07,0xA0,0x07,0xB2,0x07,0xB2, + 0x39, 0, 19, 0xB3,0x00,0x00,0x03,0x2F,0x03,0x37,0x03,0x3F,0x03,0x44,0x03,0x4B,0x03,0x54,0x03,0x5B,0x03,0x6D, + 0x39, 0, 19, 0xB4,0x03,0x8F,0x03,0xB8,0x03,0xE0,0x04,0x0E,0x04,0x38,0x04,0x8A,0x04,0xCF,0x05,0x0D,0x05,0x49, + 0x39, 0, 15, 0xB5,0x05,0xAF,0x06,0x06,0x06,0x56,0x06,0x79,0x06,0x8C,0x06,0x9E,0x06,0x9E, + 0x39, 0, 19, 0xB6,0x00,0x00,0x03,0x72,0x03,0x78,0x03,0x7E,0x03,0x83,0x03,0x9B,0x03,0xB6,0x03,0xCF,0x03,0xF0, + 0x39, 0, 19, 0xB7,0x04,0x30,0x04,0x70,0x04,0xAE,0x04,0xF1,0x05,0x27,0x05,0x91,0x05,0xEF,0x06,0x3F,0x06,0x8D, + 0x39, 0, 15, 0xB8,0x07,0x11,0x07,0x80,0x07,0xE1,0x08,0x11,0x08,0x28,0x08,0x3D,0x08,0x3D, + 0x39, 0, 2, 0xCE,0x01, + 0x39, 0, 2, 0xCC,0x00, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 25, 0xB9,0x00,0x04,0x00,0x0C,0x00,0x14,0x00,0x1C,0x00,0x2C,0x00,0x3C,0x00,0x5C,0x00,0x7C,0x00,0x9C,0x00,0xBC,0x00,0xDC,0x00,0xFC, + 0x39, 0, 25, 0xBA,0x01,0x3C,0x01,0x7C,0x01,0xBC,0x01,0xFC,0x02,0x3C,0x02,0x7C,0x02,0xFC,0x03,0x7C,0x03,0xBC,0x03,0xDC,0x03,0xFC,0x03,0xFF, + + /////////#1_gamma.txt end/////////// + #endif + + + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x03, + 0x39, 0, 6, 0xB2,0x00,0x1F,0x1F,0x06,0x01, + 0x39, 0, 2, 0x6F,0x05, + 0x39, 0, 13, 0xB2,0x00,0x10,0x10,0x00,0x0F,0x0F,0x00,0x10,0x10,0x00,0x1F,0x1F, + 0x39, 0, 2, 0x6F,0x11, + 0x39, 0, 9, 0xB2,0x06,0x01,0x06,0x01,0x06,0x01,0x06,0x01, + 0x39, 0, 2, 0x6F,0x19, + 0x39, 0, 2, 0xB2,0x00, + 0x39, 0, 16, 0xB6,0xF0,0x1C,0x1C,0x00,0x10,0x01,0x00,0x10,0x01,0x00,0x10,0x01,0x00,0x1C,0x1C, + 0x39, 0, 2, 0x6F,0x0F, + 0x39, 0, 4, 0xB6,0x1F,0x00,0x0A, + 0x39, 0, 2, 0x6F,0x1A, + 0x39, 0, 4, 0xB6,0x0F,0x00,0x0A, + 0x39, 0, 2, 0x6F,0x25, + 0x39, 0, 4, 0xB6,0x0F,0x00,0x0A, + 0x39, 0, 2, 0x6F,0x30, + 0x39, 0, 4, 0xB6,0x0F,0x00,0x0A, + 0x39, 0, 17, 0xBB,0x11,0x00,0x1D,0x7E,0x00,0x0F,0x5E,0x00,0x0E,0x4C,0x00,0x00,0x00,0x00,0x1D,0x7E, + 0x39, 0, 17, 0xBC,0x22,0x10,0x1D,0x5C,0x00,0x0F,0x3C,0x00,0x0E,0x29,0x00,0x00,0x00,0x00,0x1D,0x5C, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x04, + 0x39, 0, 2, 0xC2,0x14, + 0x39, 0, 2, 0xB1,0x02, + 0x39, 0, 2, 0xB2,0x40, + 0x39, 0, 2, 0x6F,0x01, + 0x39, 0, 4, 0xB2,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x04, + 0x39, 0, 4, 0xB2,0x09,0xE3,0x40, + 0x39, 0, 2, 0x6F,0x07, + 0x39, 0, 4, 0xB2,0x09,0xE4,0x00, + 0x39, 0, 2, 0x6F,0x0A, + 0x39, 0, 4, 0xB2,0x09,0xE3,0x40, + 0x39, 0, 2, 0xCB,0x86, + 0x39, 0, 5, 0xD0,0x00,0x00,0x00,0x10, + 0x39, 0, 2, 0x6F,0x04, + 0x39, 0, 2, 0xD0,0x01, + 0x39, 0, 2, 0x6F,0x01, + 0x39, 0, 6, 0xCB,0x05,0x0F,0x1F,0x3E,0x7C, + 0x39, 0, 2, 0x6F,0x06, + 0x39, 0, 11, 0xCB,0x00,0x08,0x00,0x3C,0x01,0x48,0x07,0xFF,0x0F,0xFF, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 6, 0xD2,0x12,0x0C,0x0C,0x0A,0x06, + 0x39, 0, 2, 0x6F,0x05, + 0x39, 0, 6, 0xD2,0x30,0x14,0x16,0x0E,0x0A, + 0x39, 0, 2, 0x6F,0x0A, + 0x39, 0, 6, 0xD2,0x48,0x20,0x16,0x12,0x0E, + 0x39, 0, 2, 0x6F,0x0F, + 0x39, 0, 6, 0xD2,0x44,0x20,0x16,0x12,0x15, + 0x39, 0, 2, 0x6F,0x14, + 0x39, 0, 6, 0xD2,0x40,0x20,0x16,0x12,0x12, + 0x39, 0, 2, 0x6F,0x19, + 0x39, 0, 6, 0xD2,0xFF,0xE4,0xA9,0x40,0x30, + 0x39, 0, 2, 0x6F,0x1E, + 0x39, 0, 6, 0xD2,0xFF,0xD8,0x40,0x26,0x20, + 0x39, 0, 2, 0x6F,0x23, + 0x39, 0, 6, 0xD2,0xFF,0x8F,0x40,0x26,0x1F, + 0x39, 0, 2, 0x6F,0x28, + 0x39, 0, 6, 0xD2,0x9F,0x60,0x40,0x20,0x1B, + 0x39, 0, 2, 0x6F,0x2D, + 0x39, 0, 6, 0xD2,0x84,0x40,0x40,0x20,0x1B, + 0x39, 0, 2, 0x6F,0x32, + 0x39, 0, 6, 0xD2,0x12,0x08,0x10,0x10,0x06, + 0x39, 0, 2, 0x6F,0x37, + 0x39, 0, 6, 0xD2,0x30,0x08,0x15,0x0B,0x0A, + 0x39, 0, 2, 0x6F,0x3C, + 0x39, 0, 6, 0xD2,0x46,0x08,0x10,0x10,0x0C, + 0x39, 0, 2, 0x6F,0x41, + 0x39, 0, 6, 0xD2,0x30,0x1A,0x10,0x16,0x16, + 0x39, 0, 2, 0x6F,0x46, + 0x39, 0, 6, 0xD2,0x30,0x1A,0x10,0x12,0x12, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 6, 0xD4,0x08,0x08,0x04,0x0C,0x06, + 0x39, 0, 2, 0x6F,0x05, + 0x39, 0, 6, 0xD4,0x29,0x18,0x10,0x0D,0x0A, + 0x39, 0, 2, 0x6F,0x0A, + 0x39, 0, 6, 0xD4,0x40,0x14,0x10,0x11,0x0C, + 0x39, 0, 2, 0x6F,0x0F, + 0x39, 0, 6, 0xD4,0x40,0x1F,0x13,0x14,0x10, + 0x39, 0, 2, 0x6F,0x14, + 0x39, 0, 6, 0xD4,0x5f,0x16,0x14,0x16,0x13, + 0x39, 0, 2, 0x6F,0x19, + 0x39, 0, 6, 0xD4,0xFF,0xFF,0xA0,0x50,0x2F, + 0x39, 0, 2, 0x6F,0x1E, + 0x39, 0, 6, 0xD4,0xFF,0xF0,0x9A,0x30,0x0C, + 0x39, 0, 2, 0x6F,0x23, + 0x39, 0, 6, 0xD4,0xFF,0xA0,0x6A,0x30,0x0F, + 0x39, 0, 2, 0x6F,0x28, + 0x39, 0, 6, 0xD4,0xF0,0x80,0x40,0x30,0x12, + 0x39, 0, 2, 0x6F,0x2D, + 0x39, 0, 6, 0xD4,0xB0,0x40,0x40,0x30,0x14, + 0x39, 0, 2, 0x6F,0x32, + 0x39, 0, 6, 0xD4,0x04,0x04,0x04,0x0A,0x05, + 0x39, 0, 2, 0x6F,0x37, + 0x39, 0, 6, 0xD4,0x32,0x14,0x10,0x0B,0x07, + 0x39, 0, 2, 0x6F,0x3C, + 0x39, 0, 6, 0xD4,0x40,0x18,0x10,0x0C,0x09, + 0x39, 0, 2, 0x6F,0x41, + 0x39, 0, 6, 0xD4,0x20,0x1C,0x1A,0x0E,0x0B, + 0x39, 0, 2, 0x6F,0x46, + 0x39, 0, 6, 0xD4,0xB5,0x18,0x18,0x08,0x0C, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x05, + 0x39, 0, 3, 0xC7,0x07,0x01, + 0x39, 0, 4, 0xB0,0x07,0x21,0x00, + 0x39, 0, 3, 0xB3,0x86,0x80, + 0x39, 0, 3, 0xB5,0x85,0x81, + 0x39, 0, 5, 0xB7,0x85,0x00,0x00,0x81, + 0x39, 0, 5, 0xB8,0x85,0x00,0x00,0x81, + 0x39, 0, 5, 0xB9,0x85,0x00,0x00,0x81, + 0x39, 0, 4, 0xD0,0x00,0x03,0x10, + 0x39, 0, 5, 0xE0,0x82,0x00,0x00,0x02, + 0x39, 0, 4, 0xD1,0x00,0x01,0x10, + 0x39, 0, 5, 0xE1,0x82,0x00,0x00,0x02, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x06, + 0x39, 0, 6, 0xB0,0x13,0x32,0x12,0x32,0x04, + 0x39, 0, 6, 0xB1,0x32,0x31,0x0E,0x32,0x31, + 0x39, 0, 6, 0xB2,0x32,0x00,0x32,0x31,0x32, + 0x39, 0, 2, 0xB3,0x0F, + 0x39, 0, 6, 0xB6,0x13,0x32,0x12,0x32,0x04, + 0x39, 0, 6, 0xB7,0x32,0x31,0x0E,0x32,0x31, + 0x39, 0, 6, 0xB8,0x32,0x00,0x32,0x31,0x32, + 0x39, 0, 2, 0xB9,0x0F, + 0x39, 0, 2, 0xD0,0x01, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x07, + 0x39, 0, 2, 0xB4,0xC0, + 0x39, 0, 6, 0xB0,0x84,0xC0,0x78,0x70,0x00, + 0x39, 0, 7, 0xB1,0x0C,0x1C,0x00,0x1C,0x0C,0x00, + 0x39, 0, 2, 0xB2,0x20, + 0x39, 0, 2, 0x6F,0x36, + 0x39, 0, 2, 0xB2,0x32, + 0x39, 0, 2, 0x6F,0x3F, + 0x39, 0, 2, 0xB2,0x04, + 0x39, 0, 2, 0x6F,0x09, + 0x39, 0, 2, 0xB2,0x20, + 0x39, 0, 2, 0x6F,0x48, + 0x39, 0, 2, 0xB2,0x32, + 0x39, 0, 2, 0x6F,0x51, + 0x39, 0, 2, 0xB2,0x04, + 0x39, 0, 2, 0x6F,0x12, + 0x39, 0, 2, 0xB2,0xF0, + 0x39, 0, 2, 0x6F,0x5A, + 0x39, 0, 2, 0xB2,0x03, + 0x39, 0, 2, 0x6F,0x63, + 0x39, 0, 2, 0xB2,0x9B, + 0x39, 0, 2, 0x6F,0x1B, + 0x39, 0, 2, 0xB2,0x20, + 0x39, 0, 2, 0x6F,0x6C, + 0x39, 0, 2, 0xB2,0x32, + 0x39, 0, 2, 0x6F,0x75, + 0x39, 0, 2, 0xB2,0x04, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 2, 0xB2,0x20, + 0x39, 0, 2, 0x6F,0x7E, + 0x39, 0, 2, 0xB2,0x32, + 0x39, 0, 2, 0x6F,0x87, + 0x39, 0, 2, 0xB2,0x04, + 0x39, 0, 2, 0x6F,0x2D, + 0x39, 0, 2, 0xB2,0xCC, + 0x39, 0, 2, 0x6F,0x90, + 0x39, 0, 2, 0xB2,0x03, + 0x39, 0, 2, 0x6F,0x99, + 0x39, 0, 2, 0xB2,0x3A, + 0x39, 0, 2, 0xB4,0xC0, + 0x39, 0, 3, 0xB7,0x00,0x00, + 0x39, 0, 6, 0xC0,0x01,0x01,0x00,0x00,0x55, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC1,0x2C,0x00,0x1C,0x39,0x1C,0x39,0x38,0x72,0x3F,0xD9,0xA2,0x84,0x40,0x00,0xE7,0x18,0x80,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC1,0x90,0x00,0x0A,0x90,0x59,0x5F,0x33,0xE0,0x00,0x00,0x0C,0xAB,0x59,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC1,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC2,0x2A,0x0F,0x1C,0x39,0x1C,0x39,0xC7,0x8E,0x00,0x12,0xBD,0xDA,0x40,0x14,0x86,0xBA,0xFF,0xF6,0x12,0xBF,0x8D, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC2,0x93,0xDE,0x0A,0x94,0x37,0x5F,0x33,0xEF,0xE2,0x73,0x00,0x55,0x59,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC2,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC3,0x26,0x00,0x1C,0x39,0x1C,0x39,0x38,0x72,0x00,0x00,0x00,0x00,0x3F,0xD8,0xBB,0x6C,0x80,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC3,0x03,0xDE,0x00,0x04,0x37,0x55,0x33,0x60,0x00,0x00,0x03,0x55,0xA7,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC3,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC4,0x20,0x0F,0x1C,0x39,0x1C,0x39,0xC7,0x8E,0x3F,0xEC,0x60,0x5E,0x3F,0xEC,0x5B,0x0E,0x80,0x03,0x69,0x3F,0xA9, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC4,0x00,0x00,0x00,0x00,0x59,0x55,0x33,0x60,0x1D,0x8D,0x0F,0xAB,0xA7,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC4,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC5,0x21,0x00,0x03,0xC1,0x03,0x49,0x00,0x00,0x3F,0xFF,0x26,0x46,0x3F,0xFF,0x34,0x52,0x00,0x00,0x0C,0x55,0x09, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC5,0x01,0xFE,0x14,0x02,0x1B,0x33,0x33,0x80,0x03,0x83,0x0F,0xE1,0xE3,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC5,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC6,0x27,0x00,0x03,0x84,0x03,0x49,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x3A,0xE4,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC6,0x02,0x1C,0x14,0x02,0x39,0x32,0x33,0x80,0x00,0x00,0x03,0x1E,0xE3,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC6,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC7,0x2D,0x00,0x03,0x84,0x03,0x49,0x00,0x00,0x3F,0xFF,0x34,0x18,0x00,0x00,0x00,0x00,0x80,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC7,0x01,0xFE,0x34,0x02,0x1B,0x52,0x33,0x50,0x00,0x00,0x0C,0xE2,0x1D,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC7,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC8,0x2B,0x00,0x03,0xC1,0x03,0x49,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xF3,0xAA,0xF7, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC8,0x02,0x1C,0x33,0x02,0x39,0x52,0x33,0x6F,0xFC,0x7D,0x00,0x1F,0x1D,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC8,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCA,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCA,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCC,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCD,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCD,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCD,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCE,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD0,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD1,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD2,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD3,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD4,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD5,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD5,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD5,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD6,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD6,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD6,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD7,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xD8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xD8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xD8,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x08, + 0x39, 0, 17, 0xB6,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 17, 0xB6,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE, + 0x39, 0, 2, 0x6F,0x20, + 0x39, 0, 7, 0xB6,0x0F,0xFE,0x0F,0xFE,0x0F,0xFE, + 0x39, 0, 17, 0xB7,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 17, 0xB7,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0x20, + 0x39, 0, 7, 0xB7,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 17, 0xB8,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 17, 0xB8,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0x20, + 0x39, 0, 7, 0xB8,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 17, 0xB9,0x01,0x01,0x00,0x91,0x00,0x38,0x60,0x00,0x00,0x00,0xA6,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 17, 0xB9,0x00,0x00,0x00,0x00,0x01,0x00,0x05,0x00,0x0C,0x00,0x1F,0x00,0x44,0x00,0x86,0x00, + 0x39, 0, 2, 0x6F,0x20, + 0x39, 0, 17, 0xB9,0xF5,0x01,0xB3,0x02,0xD7,0x04,0x1C,0x05,0x61,0x06,0xA6,0x07,0xEB,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x30, + 0x39, 0, 17, 0xB9,0x00,0x00,0x00,0x00,0x01,0x00,0x02,0x00,0x05,0x00,0x0C,0x00,0x18,0x00,0x2C,0x00, + 0x39, 0, 2, 0x6F,0x40, + 0x39, 0, 17, 0xB9,0x4F,0x00,0xAD,0x01,0x27,0x01,0xA1,0x02,0x1B,0x02,0x95,0x03,0x0F,0x03,0x89,0x00, + 0x39, 0, 2, 0x6F,0x50, + 0x39, 0, 17, 0xB9,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x02,0x00,0x0D,0x00,0x1D,0x00, + 0x39, 0, 2, 0x6F,0x60, + 0x39, 0, 17, 0xB9,0x48,0x00,0x9D,0x01,0x34,0x02,0x32,0x03,0xE4,0x05,0xF6,0x08,0xF1,0x0B,0xEC,0x0E, + 0x39, 0, 2, 0x6F,0x70, + 0x39, 0, 17, 0xB9,0xE7,0x03,0xD0,0xB0,0xE0,0x0A,0x80,0x80,0x82,0x7D,0x7B,0x79,0x77,0x72,0x70,0x80, + 0x39, 0, 2, 0x6F,0x80, + 0x39, 0, 17, 0xB9,0x80,0x80,0x7D,0x7E,0x7B,0x7B,0x77,0x73,0x80,0x80,0x82,0x81,0x80,0x7F,0x7E,0x7B, + 0x39, 0, 2, 0x6F,0x90, + 0x39, 0, 17, 0xB9,0x78,0x80,0x80,0x81,0x82,0x82,0x82,0x81,0x7F,0x7C,0x80,0x80,0x80,0x83,0x86,0x86, + 0x39, 0, 2, 0x6F,0xA0, + 0x39, 0, 17, 0xB9,0x85,0x81,0x7D,0x80,0x80,0x82,0x81,0x84,0x85,0x87,0x85,0x88,0x80,0x80,0x81,0x8B, + 0x39, 0, 2, 0x6F,0xB0, + 0x39, 0, 17, 0xB9,0x88,0x8A,0x8C,0x8D,0x8E,0x80,0x80,0x84,0x87,0x8A,0x8C,0x8F,0x90,0x91,0x80,0x80, + 0x39, 0, 2, 0x6F,0xC0, + 0x39, 0, 17, 0xB9,0x84,0x87,0x8A,0x8D,0x91,0x91,0x92,0x80,0x80,0x85,0x88,0x8D,0x8F,0x8F,0x95,0x96, + 0x39, 0, 2, 0x6F,0xD0, + 0x39, 0, 17, 0xB9,0x80,0x80,0x7A,0x73,0x6E,0x69,0x66,0x60,0x5D,0x80,0x80,0x80,0x80,0x76,0x74,0x70, + 0x39, 0, 2, 0x6F,0xE0, + 0x39, 0, 17, 0xB9,0x6C,0x6A,0x80,0x80,0x81,0x7F,0x7F,0x7C,0x7B,0x76,0x73,0x80,0x80,0x83,0x83,0x83, + 0x39, 0, 2, 0x6F,0xF0, + 0x39, 0, 14, 0xB9,0x82,0x82,0x7F,0x7C,0x80,0x80,0x82,0x84,0x85,0x84,0x87,0x83,0x80, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00, + 0x39, 0, 2, 0x6F,0x20, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00, + 0x39, 0, 2, 0x6F,0x30, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00, + 0x39, 0, 2, 0x6F,0x40, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00, + 0x39, 0, 2, 0x6F,0x50, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00, + 0x39, 0, 2, 0x6F,0x60, + 0x39, 0, 17, 0xBA,0x02,0x00,0x02,0x00,0x02,0x00,0x02,0x00,0x05,0xD1,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0x70, + 0x39, 0, 17, 0xBA,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0x80, + 0x39, 0, 17, 0xBA,0x08,0x00,0x05,0x3E,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36, + 0x39, 0, 2, 0x6F,0x90, + 0x39, 0, 17, 0xBA,0x07,0x36,0x07,0x36,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x05,0x3E,0x07,0x36, + 0x39, 0, 2, 0x6F,0xA0, + 0x39, 0, 17, 0xBA,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36,0x07,0x36,0x08,0x00, + 0x39, 0, 2, 0x6F,0xB0, + 0x39, 0, 17, 0xBA,0x08,0x00,0x08,0x00,0x08,0x00,0x05,0xD1,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0xC0, + 0x39, 0, 17, 0xBA,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0xD0, + 0x39, 0, 17, 0xBA,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 2, 0x6F,0xE0, + 0x39, 0, 11, 0xBA,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00,0x08,0x00, + 0x39, 0, 17, 0xBB,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C, + 0x39, 0, 2, 0x6F,0x10, + 0x39, 0, 17, 0xBB,0x01,0x2C,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x2C,0x01,0x2C,0x01,0x2C, + 0x39, 0, 2, 0x6F,0x20, + 0x39, 0, 17, 0xBB,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x00,0x01,0x00, + 0x39, 0, 2, 0x6F,0x30, + 0x39, 0, 17, 0xBB,0x01,0x00,0x01,0x00,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C, + 0x39, 0, 2, 0x6F,0x40, + 0x39, 0, 17, 0xBB,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x2C, + 0x39, 0, 2, 0x6F,0x50, + 0x39, 0, 17, 0xBB,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C,0x01,0x2C, + 0x39, 0, 2, 0x6F,0x60, + 0x39, 0, 17, 0xBB,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00, + 0x39, 0, 2, 0x6F,0x70, + 0x39, 0, 17, 0xBB,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00,0x01,0x00, + 0x39, 0, 2, 0x6F,0x80, + 0x39, 0, 17, 0xBB,0x01,0x00,0x08,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x90, + 0x39, 0, 17, 0xBB,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x10,0x10,0x10, + 0x39, 0, 2, 0x6F,0xA0, + 0x39, 0, 5, 0xBB,0x80,0x80,0x80,0x00, + 0x39, 0, 2, 0xEE,0x05, + 0x39, 0, 5, 0xFF,0xAA,0x55,0xA5,0x80, + 0x39, 0, 2, 0x6F,0x1D, + 0x39, 0, 2, 0xF2,0x05, + 0x39, 0, 5, 0x3B,0x00,0x14,0x00,0x12, + 0x39, 0, 2, 0x03,0x01, + 0x39, 0, 2, 0x90,0x02, + 0x39, 0, 19, 0x91,0x89,0x28,0x00,0x0C,0xC2,0x00,0x03,0x1C,0x01,0x7E,0x00,0x0F,0x08,0xBB,0x04,0x3D,0x10,0xF0, + 0x39, 0, 1, 0x2C, + 0x39, 0, 5, 0x51,0x07,0xFF,0x0F,0xFF, + 0x39, 0, 2, 0x53,0x20, + 0x39, 0, 1, 0x35, + 0x39, 0, 5, 0x2A,0x00,0x00,0x04,0x37, + 0x39, 0, 5, 0x2B,0x00,0x00,0x09,0x5F, + 0x39, 0, 2, 0x2F,0x01, + +#if FINGERPRINT_USE_DRIVERIC_FPR + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x07, +// ##Enable Round + 0x39, 0, 15, 0xC0,0x01,0x01,0x00,0x00,0x55,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xC9,0x21,0x00,0x2A,0x40,0x2A,0x40,0x00,0x00,0x3F,0xDD,0xAC,0x00,0x3F,0xDD,0xAC,0x00,0x80,0x06,0xF9,0x10,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xC9,0x61,0xB4,0xB0,0x72,0x1C,0x18,0x33,0xE0,0x2A,0x40,0x0F,0x98,0x98,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xC9,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCA,0x27,0x00,0x2A,0x40,0x2A,0x40,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xDD,0xAC,0x00,0x80,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCA,0x62,0x1D,0xB0,0x72,0x85,0x18,0x33,0xE0,0x00,0x00,0x03,0x68,0x98,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCA,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCB,0x2D,0x00,0x2A,0x40,0x2A,0x40,0x00,0x00,0x3F,0xDD,0xAC,0x00,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCB,0x71,0xB4,0x19,0x72,0x1C,0x81,0x33,0x90,0x00,0x00,0x0C,0x98,0x68,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x39, 0, 2, 0x6F,0x00, + 0x39, 0, 22, 0xCC,0x2B,0x00,0x2A,0x40,0x2A,0x40,0x00,0x00,0x00,0x00,0x00,0x00,0x80,0x00,0x00,0x00,0x7F,0xF9,0x06,0xF0,0x00, + 0x39, 0, 2, 0x6F,0x15, + 0x39, 0, 16, 0xCC,0x72,0x1D,0x19,0x72,0x85,0x81,0x33,0x9F,0xD5,0xC0,0x00,0x68,0x68,0x00,0x00, + 0x39, 0, 2, 0x6F,0x24, + 0x39, 0, 8, 0xCC,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + ///////////////// + + // ڸ +#if 0 + // Pixe6 աOKָ¼ + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 2, 0x6F,0x08, + 0x39, 0, 3, 0xD0,0x0D,0xE4, + 0x39, 0, 2, 0x6F,0x0A, + 0x39, 0, 3, 0xD0,0x0E,0x00, + 0x39, 0, 2, 0x6F,0x0C, + 0x39, 0, 3, 0xD0,0x0F,0xC0, +#endif + +#if 1 + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x02, + 0x39, 0, 2, 0x6F,0x08, //R + 0x39, 0, 3, 0xD0,0x00,0xE4, + 0x39, 0, 2, 0x6F,0x0A,//G + 0x39, 0, 3, 0xD0,0x1E,0x00, + 0x39, 0, 2, 0x6F,0x0C,//B + 0x39, 0, 3, 0xD0,0x00,0xC0, +#endif + + 0x39, 0, 2, 0xD1,0x41, + 0x39, 0, 2, 0x6F,0x01, + 0x39, 0, 2, 0xD1,0x00, + 0x39, 0, 2, 0x6F,0x02, + 0x39, 0, 2, 0xD1,0x00, + + 0x39, 0, 2, 0x6F,0x03, + 0x39, 0, 5, 0xD1,0x02,0x1E,0x07,0x19, + 0x39, 0, 2, 0x6F,0x07, + 0x39, 0, 5, 0xD1,0x01,0xB0,0x06,0xB0, + 0x39, 0, 2, 0x6F,0x0B, + 0x39, 0, 5, 0xD1,0x02,0x88,0x07,0x81, + + 0x39, 0, 2, 0x6F,0x0F, + 0x39, 0, 7, 0xD1,0x3F,0xFF,0x20,0x00,0x30,0x00, +//////////////////////////////////// + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x00, + 0x39, 0, 2, 0x6F,0x17, + 0x39, 0, 3, 0xB2,0x07,0xFF, // DBV + 0x39, 0, 2, 0x6F,0x1F, + 0x39, 0, 3, 0xB2,0x00,0x50, +/////////////////// +// FPR1_CENTER_X=540, FPR1_CENTER_Y=2093 1080 2400[540 2110] +// FPR1_EN = 1 + 0x39, 0, 2, 0x88,0x01, + 0x39, 0, 2, 0x6F,0x01, + 0x39, 0, 5, 0x88,0x02,0x1D,0x08,0x3E, +///FPR ON +// 0x39, 0, 4, 0x87,0x13,0xFF,0x05, +///FPR OFF +// 0x39, 0, 2, 0x6F,0x02, +// 0x39, 0, 2, 0x87,0x04, +#endif + + 0x39, 0, 6, 0xF0,0x55,0xAA,0x52,0x08,0x00, + 0x39, 0, 2, 0xC0,0x77, +// 0x39, 0, 5, 0x3B,0x00,0x10,0x09,0x90, +// 0x39, 0, 2, 0x90,0x00, +// 0x05, 0, 1, 0x2C, +// 0x39, 0, 3, 0x51,0x03,0x00, + +}; +#endif + + +static void init_panel(void) +{ +// uint8_t data[10] = {0}; + /* reset panel*/ + tx_panel_reset(); + +// hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_HIGH);//LED_ON + + /* enter send initial code mode*/ + hal_dsi_tx_ctrl_enter_init_panel_mode(); + + +#if AMOLED_NT37701_CSOT667 +#if PANEL_INIT_CODE_ARRAY + send_panel_init_code(sizeof(panel_init_code), panel_init_code); + +#if 0 +// hal_dsi_tx_ctrl_write_cmd(0x29, 0, 3, 0x51, 0x00, 0x01); //0FFF + hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_HIGH);//LED_ON + hal_dsi_tx_ctrl_write_cmd(0x05, 0, 1, 0x11); + delayMs(70); //20 + Gpio_swire_output(2, 38); //38 + delayMs(20); //100 +#else + hal_dsi_tx_ctrl_write_cmd(0x29, 0, 3, 0x51, 0x00, 0x01); //0FFF + hal_dsi_tx_ctrl_write_cmd(0x05, 0, 1, 0x11); + hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_HIGH);//LED_ON + delayMs(90); + +#endif + +#endif +#endif + + /* exit send initial code mode*/ + hal_dsi_tx_ctrl_exit_init_panel_mode(); + delayMs(20); + TAU_LOGD("init code"); +} + +static void open_mipi_rx(void) +{ + /* TE */ + hal_gpio_set_mode(IO_PAD_AP_TE, IO_MODE_TEAR); + + if (g_rx_ctrl_handle == NULL) + { + /* rx ctrl handle */ + g_rx_ctrl_handle = hal_dsi_rx_ctrl_create_handle(); + } + /* ò */ + g_rx_ctrl_handle->base_info.src_w = INPUT_WIDTH; + g_rx_ctrl_handle->base_info.src_h = INPUT_HEIGHT; + g_rx_ctrl_handle->base_info.dst_w = OUTPUT_WIDTH; + g_rx_ctrl_handle->base_info.dst_h = OUTPUT_HEIGHT; + g_rx_ctrl_handle->base_info.src_frate = INPUT_FRAME_RATE; + g_rx_ctrl_handle->base_info.src_mode = INPUT_DATA_MODE; + g_rx_ctrl_handle->rx_color_mode = INPUT_COLOR_MODE; + g_rx_ctrl_handle->rx_lanes = INPUT_MIPI_LANE_NUM; + g_rx_ctrl_handle->rx_nonburst_models = INPUT_VIDEO_MODEL; /* ɲ */ + g_rx_ctrl_handle->rx_vc = INPUT_VC; + g_rx_ctrl_handle->compress_en = INPUT_COMPRESS; + g_rx_ctrl_handle->rx_hsclk_rate = INPUT_MIPI_LANE_RATE; + g_rx_ctrl_handle->cus_dcs_entry_table = g_cus_rx_dcs_execute_table; /* ע DCSб */ + g_rx_ctrl_handle->rx_dcs_read_entry = ap_dcs_read; /* עdsc read ص,ѡ,˺Ϊʱcus_dcs_entry_tableִ */ + g_rx_ctrl_handle->pps_update_entry = pps_update_handle; +// g_rx_ctrl_handle->pq_marginal = PQ_TYPE_5; + g_rx_ctrl_handle->err_handler_level = ERR_HANDLE_L3; + +#if defined(ISP_568) || defined(ISP_368) + g_rx_ctrl_handle->base_info.extra_info.rot_angle = VIDOE_ROT_ANGLE_0; + g_rx_ctrl_handle->base_info.extra_info.mirror_en = false; + + g_rx_ctrl_handle->hight_performan_mode = HIGHT_PERFORMAN_NONE; //HIGHT_PERFORMAN_L2; +// g_rx_ctrl_handle->base_info.extra_info.ltpo = LTPO_MODE_2; +// g_rx_ctrl_handle->pu_optimize = true; +#endif + + /* ǰԤPPS, AP PPS cmdҲ */ + if (g_rx_ctrl_handle->compress_en == true) + { + uint8_t pps[128] = {0x11,0x00,0x00,0x89,0x30,0x80,0x09,0x60,0x04,0x38,0x00,0x1E,0x02,0x1C,0x02,0x1C, + 0x02,0x00,0x02,0x0E,0x00,0x20,0x02,0xE3,0x00,0x07,0x00,0x0C,0x03,0x50,0x03,0x64, + 0x18,0x00,0x10,0xF0,0x03,0x0C,0x20,0x00,0x06,0x0B,0x0B,0x33,0x0E,0x1C,0x2A,0x38, + 0x46,0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,0x01,0x02,0x01,0x00,0x09,0x40, + 0x09,0xBE,0x19,0xFC,0x19,0xFA,0x19,0xF8,0x1A,0x38,0x1A,0x78,0x1A,0xB6,0x2A,0xF6, + 0x2B,0x34,0x2B,0x74,0x3B,0x74,0x63,0xF4,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}; + + hal_dsi_rx_ctrl_pre_init_pps(g_rx_ctrl_handle, pps, 128); + } + + /* ʼrx ctrl */ + hal_dsi_rx_ctrl_init(g_rx_ctrl_handle); + + + hal_dsi_rx_ctrl_set_cus_sync_line(g_rx_ctrl_handle, 2200);// lss add, ˺1600 +// hal_dsi_rx_ctrl_hight_performan_mode(g_rx_ctrl_handle); +// hal_dsi_rx_ctrl_set_cus_esc_clk(g_rx_ctrl_handle,20000000); + + /* rx ctrl */ + hal_dsi_rx_ctrl_start(g_rx_ctrl_handle); +} + +static void init_mipi_tx(void) +{ + if (g_tx_ctrl_handle == NULL) + { + g_tx_ctrl_handle = hal_dsi_tx_ctrl_create_handle(); + } + g_tx_ctrl_handle->channel_id = OUTPUT_VC; + g_tx_ctrl_handle->lane_num = OUTPUT_LANE_NUMBER; + g_tx_ctrl_handle->vid_mode = OUTPUT_VIDEO_MODEL; + g_tx_ctrl_handle->cmd_tx_type = _CMD_TYPE; + g_tx_ctrl_handle->dpi_vsa = OUTPUT_VSA; + g_tx_ctrl_handle->dpi_vbp = OUTPUT_VBP; + g_tx_ctrl_handle->dpi_vfp = OUTPUT_VFP; + g_tx_ctrl_handle->dpi_hsa = OUTPUT_HSA; + g_tx_ctrl_handle->dpi_hbp = OUTPUT_HBP; + g_tx_ctrl_handle->dpi_hfp = OUTPUT_HFP; + g_tx_ctrl_handle->base_info.src_w = INPUT_WIDTH; + g_tx_ctrl_handle->base_info.src_h = INPUT_HEIGHT; + g_tx_ctrl_handle->base_info.dst_w = OUTPUT_WIDTH; + g_tx_ctrl_handle->base_info.dst_h = OUTPUT_HEIGHT; + g_tx_ctrl_handle->base_info.src_frate = INPUT_FRAME_RATE; + g_tx_ctrl_handle->base_info.src_mode = INPUT_DATA_MODE; + g_tx_ctrl_handle->tx_line_delay = 800; + g_tx_ctrl_handle->tx_clkawayshs = false; + g_tx_ctrl_handle->tx_frame_rate = OUTPUT_FRAME_RATE; + + hal_dsi_tx_ctrl_init(g_tx_ctrl_handle); + /* AP ûзʱĬϵʾɫ, Ϊ0 0 0(ɫ), ɫΪdebugʹ */ + hal_dsi_tx_ctrl_set_overwrite_rgb(0x00, 0x00, 0x00); + +// hal_dsi_tx_ctrl_set_partial_disp_area(0, 0, 2400, 540); +// hal_dsi_tx_ctrl_set_partial_disp(ENABLE); +} + + +static void tx_display_on(void) +{ + init_panel(); + + hal_dsi_tx_ctrl_start(g_tx_ctrl_handle); + +#if 0 +// delayMs(20); + if (g_power_on_flag){ + TAU_LOGD("Power on delay"); + delayMs(500); //20 + } + else{ + delayMs(20); //100 + } + hal_dsi_tx_ctrl_write_cmd(0x05, 0, 1, 0x29); +#else + delayMs(100); + hal_dsi_tx_ctrl_write_cmd(0x05, 0, 1, 0x29); + Gpio_swire_output(2, 40); +#endif + panel_display_done = true; + TAU_LOGD("29--"); +} + +//static void swire_timer_callback(void *data) +//{ +//#ifdef USE_FOR_SAMSUNG_NOTE20 +// if(Flag_blacklight_EN) +// { +// hal_swire_start(12, 12, 12, 12, SWIRE_DEFAULT_NUM); +// } +// else if(s20_power_on_flag) +// { +// hal_swire_start(12, 12, 12, 12, SWIRE_DEFAULT_NUM); +// } +// else +//#endif +// { +// hal_swire_start(12, 12, 12, 12, swire_num); +// } +//} + +//static void swire_callback(void *data) +//{ +// /* swire ǷҪһֱҪֻֻͬͬ */ +// //if(start_display_on == false) +// { +// hal_timer_start(SWIRE_TIMER, 26, swire_timer_callback, NULL); +// } +//} + +///* swire ʼ,ͨ hal_swire_start , ѭһֱ */ +//static void swire_init() +//{ +// hal_swire_open(DISABLE); +// hal_swire_init(); +// /* swire ηɺص */ +// hal_swire_register_callback(swire_callback); +// hal_swire_open(ENABLE); +// //hal_swire_start(12, 12, 12, 12, 43); +// hal_swire_start(12, 12, 12, 12, SWIRE_DEFAULT_NUM); //3~27,~,9.45V~7.43V +// hal_timer_init(SWIRE_TIMER); +// hal_timer_start(SWIRE_TIMER, 26, swire_timer_callback, NULL); +//} + +static void soft_te_timer_cb(void *data) +{ + /* + S8 ӵTP1.8V, AC ҪȵTP1.8 ٳʼ, TP ǰҪͨTEֻֻ + */ + if (panel_display_done == false) + { + hal_dsi_rx_ctrl_gen_a_tear_signal(g_rx_ctrl_handle); + hal_timer_start(TE_TIMER, 17, soft_te_timer_cb, NULL); + } + else + { + hal_dsi_rx_ctrl_set_hw_tear_mode(g_rx_ctrl_handle); + //hal_dsi_rx_ctrl_set_tear_mode_ex(g_rx_ctrl_handle, 2100, TE_HW_MODE); + } +} + +static void soft_te_timer_init() +{ + TAU_LOGD("soft_te_timer_init"); + hal_dsi_rx_ctrl_set_sw_tear_mode(g_rx_ctrl_handle); + hal_timer_init(TE_TIMER); + hal_timer_start(TE_TIMER, 1, soft_te_timer_cb, NULL); +} + +#ifdef ADD_TIMER3_FUNCTION +static void soft_timer3_cb(void *data) +{ + hal_timer_start(TIMER_NUM3, 10, soft_timer3_cb, NULL); + tp_sleep_count++; + + if (tp_sleep_clk_count < 0xF8) + tp_sleep_clk_count++; + if(phone_DisplayOFF_count>0) + { + phone_DisplayOFF_count++; + } + + if (g_panel_display_cnt) + g_panel_display_cnt--; + + //TAU_LOGD("time3 init\n"); + +#if AUTO_CAL_TP + if (g_exit_sleep_mode) //ֹ¼ʱУ׼ģʽ + { + if (g_cal_cnt > 0) + { + g_cal_cnt--; + if (g_cal_cnt == 0){ + g_calibration_flag = true; + TAU_LOGD("Start cal tp!\n"); + } + } + } +#endif +} +#endif + + +#if ADD_TP_CALIBRATION +void app_tp_calibration_exec(void) +{ + if(g_calibration_flag) + { + if (g_exit_sleep_mode) + { + g_calibration_flag = false; + ap_tp_calibration(); + TAU_LOGD("calibration successful \n"); + } + } +} +#endif + + +void ap_demo(void) +{ + hal_gpio_init_output(IO_PAD_TD_LEDPWM, IO_LVL_LOW); + hal_gpio_init_output(IO_PAD_AP_SWIRE, IO_LVL_LOW); + hal_gpio_init_output(IO_PAD_ADCIN, IO_LVL_LOW); + hal_gpio_init_output(IO_PAD_PWMEN, IO_LVL_LOW); // LED_ON + + TAU_LOGD("Note20 368 CSOT667 [%s %s]", __DATE__, __TIME__); +// delayMs(20); + /* mipi rxʼ */ + open_mipi_rx(); + + tp_sleep_in = 1; + app_tp_I2C_init(); + +//#ifdef ADD_PWM_OUTPUT_FOR_BL +// PWM_init(); +//#endif + + /* TP1.8е֮ǰʹTEʾ֮лΪӲTE */ +// soft_te_timer_init(); + /* mipi tx ʼ*/ + delayMs(20); + init_mipi_tx(); + + /* touch ģʼ */ +#ifndef DISPLAY_ONLY + app_tp_init(); +#endif + +#ifdef ADD_TIMER3_FUNCTION + tp_sleep_count = 0; + tp_sleep_clk_count = 0; + phone_DisplayOFF_count=1; + hal_timer_init(TIMER_NUM3); + hal_timer_start(TIMER_NUM3, 10, soft_timer3_cb, NULL); + TAU_LOGD("start timer3"); +#endif + + while (1) + { + if (start_display_on == true) + { + if ((g_exit_sleep_mode == true) || (g_panel_display_cnt==0)) + { + tx_display_on(); + app_tp_phone_clear_reset_on(); + #ifndef DISABLE_TDDI_I2C_FUNCTION + /* TP ģͨѶʼ */ + app_tp_transfer_screen_start(); + #endif + g_panel_display_cnt = 0; + start_display_on = false; + } + } +// #ifdef ADD_PWM_OUTPUT_FOR_BL +// PWM_Task(); +// #endif + if(phone_DisplayOFF_flag==1) + { + if(phone_DisplayOFF_count>950) + { + phone_DisplayOFF_count=0; + phone_start_flag=1; + } + } + else + { + if(phone_DisplayOFF_count>20) + { + phone_DisplayOFF_count=0; + phone_start_flag=1; + hal_gpio_set_output_data(IO_PAD_AP_INT, IO_LVL_LOW);//ͣ˫2~3s޴.jason_su + } + } + + #if ADD_TP_CALIBRATION + app_tp_calibration_exec(); + #endif + + #ifndef DISABLE_TDDI_I2C_FUNCTION + /* ȴ TP жϱTP Эת */ + app_tp_transfer_screen_int(); + #endif + + while (hal_dsi_rx_ctrl_dsc_async_handler(g_rx_ctrl_handle)) + { + } + + #if ENABLE_TP_WAKE_UP + if (g_need_enter_sleep_mode) + { +// hal_gpio_init_output(IO_PAD_TD_LEDPWM, IO_LVL_HIGH); + tp_sleep_in=1; + #if ENABLE_TP_WAKE_UP + hal_gpio_set_ap_reset_int(ENABLE, ap_reset_cb, DETECT_RISING_EDGE); + #endif + /* FIXME stop more model */ + hal_dsi_tx_ctrl_stop(g_tx_ctrl_handle); + hal_dsi_tx_ctrl_deinit(g_tx_ctrl_handle); + hal_dsi_rx_ctrl_stop(g_rx_ctrl_handle); + hal_dsi_rx_ctrl_deinit(g_rx_ctrl_handle); + + hal_swire_open(DISABLE); + hal_swire_deinit(); + hal_timer_stop(SWIRE_TIMER); + hal_timer_deinit(SWIRE_TIMER); + + hal_system_set_vcc(false); + TAU_LOGD("disable video path \n"); + g_need_enter_sleep_mode = false; + } + #endif + + #if RUN_TEST + g_run_test_cnt++; + if (g_run_test_cnt > 0x7fffff) + { + TAU_LOGD("system run"); + g_run_test_cnt = 0; + } + #endif + + /* enter idle mode*/ + //hal_system_idle_mode(true); + } +} + + + diff --git a/src/app/demo/ap_demo.h b/src/app/demo/ap_demo.h new file mode 100644 index 0000000..ca972af --- /dev/null +++ b/src/app/demo/ap_demo.h @@ -0,0 +1,50 @@ +/******************************************************************************* +* +* +* File: s8_demo.h +* Description: s8ͷļ +* Version: V0.1 +* Date: 2021-02-22 +* Author: Tempest + *******************************************************************************/ + +#ifndef __AP_DEMO_H__ +#define __AP_DEMO_H__ + +//#define DISABLE_TDDI_I2C_FUNCTION +//#define USE_WL518_INTERNAL_FLASH + + +/* ͬѡѡѡ1*/ +#define USE_FOR_SAMSUNG_NOTE20 + + +#ifdef USE_FOR_SAMSUNG_NOTE20 +#define LCD_FT8719_DU48 0 +#define AMOLED_NT37701_CSOT667 1 + +#define PANEL_INIT_CODE_ARRAY 1 + +#define G_PHONE_INT_DEFAULT_LOW + +#define USE_FOR_S10_BLUE_MODE //S10ģʽ +#define ADD_PANEL_DISPLAY_MODE //Ļģʽܡƽ⹦ +#define ADD_TIMER3_FUNCTION +#define ENABLE_TP_SLEEP + +#define ADD_FINGERPRINT_FUNC //ָƹ + +//#define USE_FILTER_20220513 +//#define ADD_PWM_OUTPUT_FOR_BL //PWMƱ 20220510 +#endif + + + +/** +* @brief test system +* @param none +* @retval none +*/ +void ap_demo(void); +void app_tp_I2C_init(void); +#endif diff --git a/src/app/demo/app_tp_for_custom_s8.h b/src/app/demo/app_tp_for_custom_s8.h new file mode 100644 index 0000000..7b1bdfc --- /dev/null +++ b/src/app/demo/app_tp_for_custom_s8.h @@ -0,0 +1,156 @@ +/******************************************************************************* +* +* +* File: app_tp_for_custom.h +* Description tp Э鴦ļضõĺ +* Version V0.1 +* Date 2021-10-14 +* Author zhanghz +*******************************************************************************/ +#ifndef __APP_TP_FOR_CUSTOM_S8_H__ +#define __APP_TP_FOR_CUSTOM_S8_H__ +#include "test_cfg_global.h" + +#include "string.h" +#include "tau_device_datatype.h" +#include "tau_common.h" +#include "app_tp_transfer.h" +#include "hal_gpio.h" + +#define AP_TP_TRANSFER 1 + +#if AMOLED_NT37280 + #define PHONE_SLAVE_TRANSFER_I2C 1 //1:ʾֻоƬ֮䣬touch ݲ I2C ͨţ + #define PHONE_SLAVE_TRANSFER_SPI 0 //1:ʾֻоƬ֮䣬touch ݲ SPI ͨţ + #define SCREEN_MASTER_TRANSFER_I2C 0 //1:ʾĻоƬ֮䣬touch ݲ I2C ͨţ + #define SCREEN_MASTER_TRANSFER_SPI 1 //1:ʾĻоƬ֮䣬touch ݲ SPI ͨţ +#elif LCD_HX83112A + #define PHONE_SLAVE_TRANSFER_I2C 1 //1:ʾֻоƬ֮䣬touch ݲ I2C ͨţ + #define PHONE_SLAVE_TRANSFER_SPI 0 //1:ʾֻоƬ֮䣬touch ݲ SPI ͨţ + #define SCREEN_MASTER_TRANSFER_I2C 0 //1:ʾĻоƬ֮䣬touch ݲ I2C ͨţ + #define SCREEN_MASTER_TRANSFER_SPI 0 //1:ʾĻоƬ֮䣬touch ݲ SPI ͨţ +#else // #if LCD_TD4310 + #define PHONE_SLAVE_TRANSFER_I2C 1 //1:ʾֻоƬ֮䣬touch ݲ I2C ͨţ + #define PHONE_SLAVE_TRANSFER_SPI 0 //1:ʾֻоƬ֮䣬touch ݲ SPI ͨţ + #define SCREEN_MASTER_TRANSFER_I2C 1 //1:ʾĻоƬ֮䣬touch ݲ I2C ͨţ + #define SCREEN_MASTER_TRANSFER_SPI 0 //1:ʾĻоƬ֮䣬touch ݲ SPI ͨţ +#endif + +#ifdef USE_FOR_SAMSUNG_NOTE20 +#define CHIP_I2C_ADDRESS 0x48 //оƬ I2C ӻַ.I2Cַ +#define SCREEN_I2C_ADDRESS 0x49 //Ļ I2C ӻַ + +#elif defined(USE_FOR_SUMSUNG_S9PLUS) +#define CHIP_I2C_ADDRESS 0x48 //оƬ I2C ӻַ +#define SCREEN_I2C_ADDRESS 0x20 //Ļ I2C ӻַ + +#else +#define CHIP_I2C_ADDRESS 0x48 //оƬ I2C ӻַ +#define SCREEN_I2C_ADDRESS 0x49 //Ļ I2C ӻַ +#endif + +#define CHIP_I2C_ADDR_BITS I2C_ADDR_BITS_7 //Ļ I2C ַλ 7/10ĬΪ7 +#define SCREEN_I2C_ADDR_BITS I2C_ADDR_BITS_7 //Ļ I2C ַλ 7/10ĬΪ7 +#define I2C_MASTER_SPEED 800000 // I2C ͨ + +#define SPI_MASTER_SPEED 10000000 // SPI ͨ + +#define BUFFER_SIZE_MAX 200 // bufrer ֽ + +#define INPUT_WIDTH_VALUE 1440 //ԭװ X ֵֵ +#define INPUT_HEIGHT_VALUE 3200 //ԭװ Y ֵֵ + +#if LCD_FT8006S_TRULY59 +#define OUTPUT_WIDTH_VALUE 720 //ά X ֵֵ +#define OUTPUT_HEIGHT_VALUE 1520 //ά Y ֵֵ + +#else +#define OUTPUT_WIDTH_VALUE 1080 //ά X ֵֵ +#define OUTPUT_HEIGHT_VALUE 2400//2340 //ά Y ֵֵ +#endif + + +#define SCREEN_TRANSFER_WRITE false //յscreen ioжϣ֮ö +#define SCREEN_TRANSFER_READ true //յscreen ioжϣ֮Ҫ + +typedef enum +{ + I2C_ADDR_BITS_7 = 7, + I2C_ADDR_BITS_10 = 10 +} en_I2C_ADDR_BITS_mdoe; + +typedef struct +{ + uint8_t *buffer; //յscreen ioжϺͨŵķbufferָ + size_t txbuffer_size; // buffer ݳȣҪʱĿǰֻ֧4ֽ + size_t rxbuffer_size; //֮Ҫصݳ + bool read_flag; //true յscreen ioжϣ֮Ҫ +} st_screen_data; + +typedef struct +{ + const uint8_t *buffer; //ͨŵķbufferָ + size_t txbuffer_size; // buffer ݳȣҪʱĿǰֻ֧4ֽ + size_t rxbuffer_size; //֮Ҫصݳ + bool read_flag; //true յscreen ioжϣ֮Ҫ +} st_screen_const_data; + +typedef struct +{ + uint8_t reg_size; //bufferĸ + size_t write_back_size; //Ҫ͵ݳ + const uint8_t *reg_data; //buffer + const uint8_t *write_back; //bufer +} st_reg_const_data; + +typedef struct +{ + uint8_t reg_size; //bufferĸ + size_t write_back_size; //Ҫ͵ݳ + uint8_t *reg_data; //buffer + uint8_t *write_back; //bufer +} st_reg_data; + +extern io_pad_e g_screen_input_rst_pad; +extern io_pad_e g_screen_input_int_pad; +extern io_pad_e g_phone_input_rst_pad; +extern io_pad_e g_phone_output_int_pad; + +extern uint8_t phone_start_flag; +extern uint8_t phone_touch_flag; +extern const uint8_t screen_reg_int_data_size; +extern const uint8_t screen_reg_start_data_size; +extern st_screen_data screen_reg_int_data[]; +extern st_screen_const_data screen_reg_start_data[]; +//extern st_reg_const_data phone_reg_const_data[]; + +/************************************************************************** +* @name : app_tp_screen_analysis_const +* @brief : screen start ׶ݽɿͻ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +uint8_t app_tp_screen_analysis_const(uint8_t transfer_now, uint8_t *rxbuffer, size_t data_size); + +/************************************************************************** +* @name : app_tp_screen_analysis_int +* @brief : screen IOжϺ ݽɿͻ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +uint8_t app_tp_screen_analysis_int(uint8_t transfer_now, uint8_t *rxbuffer, size_t data_size); + +/************************************************************************** +* @name : app_tp_phone_analysis_data +* @brief : phone ݽɿͻ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_phone_analysis_data(uint8_t *rxbuffer, size_t rxbuffer_size, const uint8_t **txbuffer, size_t *txbuffer_size); + + +#endif + diff --git a/src/app/demo/app_tp_screen_transfer_data_s8.h b/src/app/demo/app_tp_screen_transfer_data_s8.h new file mode 100644 index 0000000..c511a3e --- /dev/null +++ b/src/app/demo/app_tp_screen_transfer_data_s8.h @@ -0,0 +1,23 @@ +/******************************************************************************* +* +* +* File: hal_tp_screen_transfer_data.h +* Description start/sleep/awake ģʽҪ͵ֵ +* Version V0.1 +* Date 2021-10-14 +* Author zhanghz +*******************************************************************************/ +#ifndef __HAL_TP_SCREEN_TRANSFER_DATA_S8_H__ +#define __HAL_TP_SCREEN_TRANSFER_DATA_S8_H__ + +#include "tau_common.h" + +/***************send to screen***************/ +const uint8_t screen_87_data[] = {0x87}; +const uint8_t screen_a0_00_ff_data[] = {0xa0, 0x00, 0xff}; +const uint8_t screen_a4_06_c1_data[] = {0xa4, 0x06, 0xc1}; + +/*******************************************/ + +#endif + diff --git a/src/app/demo/app_tp_transfer.c b/src/app/demo/app_tp_transfer.c new file mode 100644 index 0000000..3c747d2 --- /dev/null +++ b/src/app/demo/app_tp_transfer.c @@ -0,0 +1,912 @@ +/******************************************************************************* +* +* +* File: app_tp_transfer.c +* Description touch I2C/SPI ʼԼͨ +* Version V0.1 +* Date 2021-10-14 +* Author zhanghz +*******************************************************************************/ +#include "test_cfg_global.h" +#include "app_tp_transfer.h" +#include "hal_i2c_master.h" +#include "hal_i2c_slave.h" +#include "hal_spi_master.h" +#include "hal_spi_slave.h" +#include "tau_log.h" +#include "tau_delay.h" + +#if 1//def AP_TP_TRANSFER +uint8_t read_point; //ǰҪıһ8BYTE +uint8_t s_screen_number[2]; +uint8_t s_screen_temp[2]; +//uint8_t s_screen_read_bak[200]; +static uint8_t s_screen_read_buffer[BUFFER_SIZE_MAX]; +static uint8_t s_phone_read_buffer[BUFFER_SIZE_MAX]; + +static bool s_spim_write = false; //¼SPIǷ÷ͣǵĻҪRXFIFO +static bool s_screen_int_flag = false; //¼ǷյĻıж +static bool s_phone_reset_flag = false; //¼ǷյֻĿλź +static bool s_screen_int_transfer_status = false; //¼ǷѾʼͨ +bool s_screen_init_complate = false; //ĻTPʼɱ־ +static uint8_t s_screen_const_transfer_count = 0xff; //¼ǰͨŵһ,ʼֵ screen_reg_start_data_size + +#ifdef USE_FOR_SUMSUNG_S20 +uint16_t u16TouchID; +#endif + +static void app_tp_transfer_phone(size_t recieve_num); +//static void app_tp_reset_callback(void *data); +#if PHONE_SLAVE_TRANSFER_I2C //warning + static void app_tp_i2cs_callback(e_i2c_s_int_status int_status, size_t recieve_num); +#endif +#if PHONE_SLAVE_TRANSFER_SPI //warning + static void app_tp_spis_callback(hal_spis_event_e event, hal_spi_packet_info_t *packet_info); +#endif + +#ifdef USE_FOR_SAMSUNG_NOTE20 +uint8_t MI10_PRO_screen_init_data1[3] = {0xA0,0x00,0x01}; +uint8_t MI10_PRO_screen_init_data2[6] = {0xA2,0x03,0x00,0x00,0x00,0x03}; +uint8_t MI10_PRO_screen_init_data3[3] = {0xA2,0x02,0x00}; +uint8_t MI10_PRO_screen_init_data4[3] = {0xC0,0x07,0x01}; + +uint8_t MI10_PRO_screen_init_data5[3] = {0xA4,0x06,0x70}; +uint8_t MI10_PRO_screen_init_data6[3] = {0xA6,0x00,0x00}; +uint8_t MI10_PRO_screen_init_data7[5] = {0xFA,0x20,0x00,0x00,0x78}; + +uint8_t MI10_PRO_screen_init_data8[6] = {0xA2,0x03,0x20,0x00,0x00,0x00}; +uint8_t MI10_PRO_screen_init_data9[2] = {0xA0,0x01}; +uint8_t MI10_PRO_screen_init_data10[3] = {0xA0,0x00,0x00}; +#endif + + + +uint8_t MI10_PRO_TP_Tuning_data2[3] = {0xA4,0x00,0x03}; // FPnl Init +uint8_t MI10_PRO_TP_Tuning_data3[3] = {0xA4,0x00,0x02}; // Pnl Init +uint8_t MI10_PRO_TP_Tuning_data4[4] = {0xA4,0x03,0x13,0x00}; // TuneM +uint8_t MI10_PRO_TP_Tuning_data5[4] = {0xA4,0x03,0x0C,0x00}; // TuneS +uint8_t MI10_PRO_TP_Tuning_data6[3] = {0xA4,0x05,0x01}; // SvCfg +uint8_t MI10_PRO_TP_Tuning_data7[3] = {0xA4,0x05,0x02}; // SvCx +uint8_t MI10_PRO_TP_Tuning_data8[3] = {0xA4,0x05,0x04}; // SvPnl + + + + + +/************************************************************************** +* @name : app_tp_screen_int_callback +* @brief : screen ж ص +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +static void app_tp_screen_int_callback(void *data) +{ + s_screen_int_flag = true; +} + +/************************************************************************** +* @name : app_tp_screen_int_lvl_low +* @brief : ȡ screen ж IO ƽ +* @param[in] : +* @return : trueIO Ϊ͵ƽ +* @retval : +**************************************************************************/ +static bool app_tp_screen_int_lvl_low(void) +{ +#if SCREEN_MASTER_TRANSFER_I2C + return false; +#elif SCREEN_MASTER_TRANSFER_SPI + return !hal_gpio_get_input_data(g_screen_input_int_pad); //ӦSPIͨŹżͻȻCS ͨ쳣 +#else + return false; +#endif +} + +/************************************************************************** +* @name : app_tp_screen_int_init +* @brief : screen ж IO ʼ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +static void app_tp_screen_int_init(void) +{ + hal_gpio_set_pull_state(g_screen_input_int_pad, ENABLE, DISABLE); // 1. + hal_gpio_ctrl_eint(g_screen_input_int_pad, DISABLE); // 2.رж + hal_gpio_init_eint(g_screen_input_int_pad, DETECT_FALLING_EDGE); // 3.жϳʼ,TPһ㶼½شж + hal_gpio_reg_eint_cb(g_screen_input_int_pad, app_tp_screen_int_callback); // 4.עص + hal_gpio_ctrl_eint(g_screen_input_int_pad, ENABLE); // 5.ʹж +} + +#if 0 +/************************************************************************** +* @name : app_tp_phone_reset_init +* @brief : phone reset ж IO ʼ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +static void app_tp_phone_reset_init(void) +{ + /*0.Ϊ*/ + hal_gpio_init_input(g_phone_input_rst_pad); + /*1.رж*/ + hal_gpio_ctrl_eint(g_phone_input_rst_pad, DISABLE); + /*2.жϳʼ*/ + hal_gpio_init_eint(g_phone_input_rst_pad, DETECT_RISING_EDGE); + /*3.עص*/ + hal_gpio_reg_eint_cb(g_phone_input_rst_pad, app_tp_reset_callback); + /*4.ʹж*/ + hal_gpio_ctrl_eint(g_phone_input_rst_pad, ENABLE); +} +#endif + + +/************************************************************************** +* @name : app_tp_screen_init +* @brief : screen IO 䣬ʼʼ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_screen_init(void) +{ + hal_gpio_init_output(g_screen_input_rst_pad, IO_LVL_HIGH); + delayUs(200); + hal_gpio_set_output_data(g_screen_input_rst_pad, IO_LVL_LOW); + delayUs(200); + hal_gpio_set_output_data(g_screen_input_rst_pad, IO_LVL_HIGH); +} + +void app_tp_I2C_init(void) +{ + hal_i2c_s_init(CHIP_I2C_ADDRESS, CHIP_I2C_ADDR_BITS); + hal_i2c_s_set_transfer(app_tp_i2cs_callback); + hal_i2c_s_nonblocking_read(s_phone_read_buffer, BUFFER_SIZE_MAX); //ý buffer +} + + + +/************************************************************************** +* @name : app_tp_init +* @brief : ʼͨ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_init(void) +{ +#ifdef DISABLE_TDDI_I2C_FUNCTION + hal_gpio_init_output(g_phone_output_int_pad, IO_LVL_HIGH); //phoneжIO + hal_gpio_init_output(g_screen_input_rst_pad, IO_LVL_HIGH); //ģTP RESET + + hal_gpio_set_mode(IO_PAD_TD_SPIM_CLK,IO_MODE_I2C1_SCL); + hal_gpio_set_mode(IO_PAD_TD_SPIM_CSN,IO_MODE_I2C1_SDA); + + return; +#else + hal_gpio_set_pull_state(IO_PAD_TD_SPIM_CLK, ENABLE, DISABLE); + hal_gpio_set_pull_state(IO_PAD_TD_SPIM_CSN, ENABLE, DISABLE); +#endif + + app_tp_screen_init(); //ʼֻλIO +//app_tp_screen_int_init(); //screenж +#ifdef G_PHONE_INT_DEFAULT_LOW + hal_gpio_init_output(g_phone_output_int_pad, IO_LVL_LOW); //phoneжIO +#else + hal_gpio_init_output(g_phone_output_int_pad, IO_LVL_HIGH); //phoneжIO +#endif + hal_gpio_init_input(g_screen_input_int_pad); + hal_gpio_init_output(g_screen_input_rst_pad, IO_LVL_HIGH); //ģTP RESET + +#if SCREEN_MASTER_TRANSFER_I2C + hal_i2c_m_dma_init(SCREEN_I2C_ADDRESS, SCREEN_I2C_ADDR_BITS, I2C_MASTER_SPEED); +#elif SCREEN_MASTER_TRANSFER_SPI + hal_spi_m_dma_init(SPI_MASTER_SPEED, SCREEN_SPI_CPHA, SCREEN_SPI_CPOL); +#endif + +#if PHONE_SLAVE_TRANSFER_I2C +// hal_i2c_s_init(CHIP_I2C_ADDRESS, CHIP_I2C_ADDR_BITS); +// hal_i2c_s_set_transfer(app_tp_i2cs_callback); +// hal_i2c_s_nonblocking_read(s_phone_read_buffer, BUFFER_SIZE_MAX); //ý buffer +#elif PHONE_SLAVE_TRANSFER_SPI + hal_spi_slave_init(PHONE_SPI_CPHA, PHONE_SPI_CPOL, true); // ʼspiԼdma + hal_spi_slave_register_callback(app_tp_spis_callback); // עص + hal_spi_slave_auto_transfer_abort(); // ֹͣ + hal_spi_slave_flush_fifo(); // Flush FIFO + + /* ÿpacketԶ, circle mode Ϊfalse, յbuffer max sizeݺbufferٸ, packetɺûص */ + hal_spi_slave_set_auto_rx_buffer(s_phone_read_buffer, BUFFER_SIZE_MAX, false); // auto rx buffer + hal_spi_slave_set_auto_tx_buffer(phone_reg_const_data[0].write_back, phone_reg_const_data[0].write_back_size, false); // TX BUFFER + + hal_spi_slave_enable(); // spis + hal_spi_slave_auto_transfer_start(); // rxԶ +#endif +} + + +/************************************************************************** +* @name : app_tp_m_transfer_complate +* @brief : ȡͨ״̬ +* @param[in] : +* @return :true: ͨ +* @retval : +**************************************************************************/ +bool app_tp_m_transfer_complate(void) +{ +#if SCREEN_MASTER_TRANSFER_I2C + return hal_i2c_m_transfer_complate(); +#elif SCREEN_MASTER_TRANSFER_SPI + return hal_spi_m_get_transfer_complate(); +#else + return true; +#endif +} + +/************************************************************************** +* @name : app_tp_s_transfer_complate +* @brief : ȡӻͨ״̬ +* @param[in] : +* @return :true: ͨ +* @retval : +**************************************************************************/ +bool app_tp_s_transfer_complate(void) +{ +#if SCREEN_MASTER_TRANSFER_I2C + return hal_i2c_s_write_complate() && hal_i2c_s_read_complate(); +#elif SCREEN_MASTER_TRANSFER_SPI + return !hal_spi_slave_busy(); +#else + return true; +#endif +} + +/************************************************************************** +* @name : app_tp_m_write +* @brief : ͨŷʽ÷txbufferе +* @param[in] :txbuffer: buffer ͷַ +* @param[in] :buffer_size: buffer +* @return : +* @retval : +**************************************************************************/ +static void app_tp_m_write(const uint8_t *txbuffer, size_t buffer_size) +{ +#if SCREEN_MASTER_TRANSFER_I2C + hal_i2c_m_dma_write(txbuffer, buffer_size); +#elif SCREEN_MASTER_TRANSFER_SPI + hal_spi_m_dma_write(txbuffer, buffer_size); + s_spim_write = true; +#endif +} + +/************************************************************************** +* @name : app_tp_m_read +* @brief : ͨŷʽ÷txbufferеݺrxbuffer +* @param[in] :cmd: buffer ͷַ +* @param[in] :cmd_size: buffer +* @param[in] :data_buffer: ȡ buffer ͷַ +* @param[in] :data_size: ȡ buffer +* @return : +* @retval : +**************************************************************************/ +static void app_tp_m_read(const uint8_t *cmd, size_t cmd_size, uint8_t *data_buffer, size_t data_size) +{ +#if SCREEN_MASTER_TRANSFER_I2C + uint8_t i = 0; + uint32_t address = 0; + + for (i = 0; i < cmd_size; i++) //ȽҪ͵ϵ address + { + address |= (uint32_t)cmd[i] << i * 8; + } + hal_i2c_m_dma_read(address, cmd_size, data_buffer, data_size); +#elif SCREEN_MASTER_TRANSFER_SPI + hal_spi_m_dma_read(cmd, cmd_size, data_buffer, data_size); +#endif +} + +/************************************************************************** +* @name : app_tp_s_write +* @brief : ͨŷʽ÷txbufferе +* @param[in] :txbuffer: buffer ͷַ +* @param[in] :buffer_size: buffer +* @return : +* @retval : +**************************************************************************/ +void app_tp_s_write(const uint8_t *txbuffer, size_t buffer_size) +{ +#if PHONE_SLAVE_TRANSFER_I2C + hal_i2c_s_dma_write(txbuffer, buffer_size); +#elif PHONE_SLAVE_TRANSFER_SPI + //while (hal_spi_slave_busy()); + hal_spi_slave_auto_transfer_abort(); + hal_spi_slave_flush_fifo(); + hal_spi_slave_set_auto_tx_buffer(txbuffer, buffer_size, true); + hal_spi_slave_auto_transfer_start(); +#endif +} + +/************************************************************************** +* @name : app_tp_s_read +* @brief : ͨŷʽrxbuffer +* @param[in] :rxBuffer: ȡ buffer ͷַ +* @param[in] :data_size: ȡ buffer +* @return : +* @retval : +**************************************************************************/ +void app_tp_s_read(void *rxBuffer, size_t data_size) +{ +#if PHONE_SLAVE_TRANSFER_I2C + hal_i2c_s_nonblocking_read(rxBuffer, data_size); +#endif +} + +/************************************************************************** +* @name : app_tp_spis_callback +* @brief : SPI slave жϴ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +#if PHONE_SLAVE_TRANSFER_I2C //warning +//ԡint_status=0Ϊ=2ΪSTOP=1δԵ +//recieve_numΪյָ +static void app_tp_i2cs_callback(e_i2c_s_int_status int_status, size_t recieve_num) +{ +#if 0 // 1: test + if (int_status >2) + { + s_phone_read_buffer[2]=int_status; + s_phone_read_buffer[3]=recieve_num; + app_tp_m_write(s_phone_read_buffer, 4); + } +#endif + app_tp_transfer_phone(recieve_num); +} +#endif + +/************************************************************************** +* @name : app_tp_spis_callback +* @brief : SPI slave жϴ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +#if PHONE_SLAVE_TRANSFER_SPI //warning +static void app_tp_spis_callback(hal_spis_event_e event, hal_spi_packet_info_t *packet_info) +{ + app_tp_transfer_phone(packet_info->packet_size); +} +#endif + +#if 0 +/************************************************************************** +* @name : app_tp_reset_callback +* @brief : ֻ IO临λжϴ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +static void app_tp_reset_callback(void *data) +{ + TAU_LOGD("app_tp_reset_callback\n"); + s_phone_reset_flag = true; + app_tp_s_write(phone_reg_const_data[0].write_back, phone_reg_const_data[0].write_back_size); +#if PHONE_SLAVE_TRANSFER_SPI + hal_gpio_set_output_data(IO_PAD_AP_INT, IO_LVL_LOW); +#endif +} +#endif + + +void S20_Start_init(void) +{ + uint8_t len=0; + // if(phone_start_flag==1) + { + app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); + while(!hal_i2c_m_transfer_complate()); + delayMs(2); + while(!hal_gpio_get_input_data(g_screen_input_int_pad)) + { + app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); + while(!hal_i2c_m_transfer_complate()); + delayMs(2); + } + app_tp_m_write(MI10_PRO_screen_init_data1, sizeof(MI10_PRO_screen_init_data1));//0xA0,0x00,0x01 + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_screen_init_data2, sizeof(MI10_PRO_screen_init_data2));//0xA2,0x03,0x00,0x00,0x00,0x03 + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_screen_init_data3, sizeof(MI10_PRO_screen_init_data3));//0xA2,0x02,0x00 + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_screen_init_data4, sizeof(MI10_PRO_screen_init_data4));//0xC0,0x07,0x01 + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); + while(!hal_i2c_m_transfer_complate()); + if(s_screen_read_buffer[7]>0) + { + len=s_screen_read_buffer[7]*8; + app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, len); + while(!hal_i2c_m_transfer_complate()); + } +#endif + if(hal_gpio_get_input_data(g_screen_input_int_pad)) + { + s_screen_init_complate = true; + app_tp_screen_int_init(); + phone_start_flag=0; + } + } +} + +/************************************************************************** +* @name : ap_tp_calibration +* @brief : ����У׼���� +* @param[in] : +* @return : +* @retval : +**************************************************************************/ + +void ap_tp_calibration(void) +{ + // app_tp_m_write(MI10_PRO_TP_Tuning_data1, sizeof(MI10_PRO_TP_Tuning_data1)); // System Reset + // while(!hal_i2c_m_transfer_complate()); + // delayMs(10); + app_tp_m_write(MI10_PRO_TP_Tuning_data2, sizeof(MI10_PRO_TP_Tuning_data2)); // FPnl Init + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_TP_Tuning_data3, sizeof(MI10_PRO_TP_Tuning_data3)); // Pnl Init + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_TP_Tuning_data4, sizeof(MI10_PRO_TP_Tuning_data4)); // TuneM + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_TP_Tuning_data5, sizeof(MI10_PRO_TP_Tuning_data5)); // TuneS + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_TP_Tuning_data6, sizeof(MI10_PRO_TP_Tuning_data6)); // SvCfg + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_TP_Tuning_data7, sizeof(MI10_PRO_TP_Tuning_data7)); // SvCx + while(!hal_i2c_m_transfer_complate()); + delayMs(1); + app_tp_m_write(MI10_PRO_TP_Tuning_data8, sizeof(MI10_PRO_TP_Tuning_data8)); // SvPnl + while(!hal_i2c_m_transfer_complate()); + delayMs(1); +} + +/************************************************************************** +* @name : app_tp_transfer_screen_const +* @brief : flowдscreen screen ʼ +* @param[in] : +* @return : +* @retval : +*޸TP1ģʼ +*ִscreen_reg_start_data[] +**************************************************************************/ +static void app_tp_transfer_screen_const(void) +{ +// static bool screen_const_transfer_buffer_ready = true; // buffer Ƿ׼ + uint8_t ii; +// uint8_t len=0; + /**** 1. жϵǰ״̬ͨѽ, ״̬ͨѽҿʼ̻δ****/ +#if 0 // test + uint8_t test_master_read_buffer[10] = {0x08, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19}; + uint8_t write_buffer[10] = {0x04, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19}; + +// for (ii =0x20; ii<0x7F; ii++) + { + //hal_i2c_m_dma_init(ii, SCREEN_I2C_ADDR_BITS); + //delayMs(100); + if (hal_i2c_m_dma_write(write_buffer, 1)) + { + //break; + } + while(!hal_i2c_m_transfer_complate()); + hal_i2c_m_dma_read(test_master_read_buffer, 1, test_master_read_buffer, 2); + } +#endif + + + if (app_tp_m_transfer_complate() && (s_screen_const_transfer_count < screen_reg_start_data_size)) + { + if (s_spim_write) //SPI дݺҪѽFIFOݶȻӰһζȡ + { + hal_spi_m_clear_rxfifo(); + s_spim_write = false; + } + + #if 1 + +// #ifndef USE_FOR_SUMSUNG_S20 +// for (ii =0; ii= screen_reg_start_data_size) + { + s_screen_init_complate = true; + } + } + #endif + } +} + +/************************************************************************** +* @name : app_tp_transfer_screen_start +* @brief : flowдscreenʼʼ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_transfer_screen_start(void) +{ +// s_screen_init_complate = false; + s_screen_const_transfer_count = 0; + //app_tp_screen_init(); +#ifndef DISABLE_I2C_INIT_CODE + app_tp_transfer_screen_const(); +#endif +// s_screen_int_flag = false; +} + +/************************************************************************** +* @name : app_tp_transfer_screen_int +* @brief : screenжϺ󣬰flowдscreenЭת +* @param[in] : +* @return : +* @retval : +*޸TP2ȡģ鱨㣡 +*ִscreen_reg_int_data[]ҲԼд +**************************************************************************/ +void app_tp_transfer_screen_int(void) +{ + uint8_t len=0; + bool screen_gpio_int = false; + static uint8_t screen_int_transfer_count = 0; //¼ǰͨŵһ + static bool screen_int_transfer_buffer_ready = true; // buffer Ƿ׼ + // static uint8_t test_flag = 0; + // s_screen_init_complate=false;//Ϊ¼⽫ƬΪ·ݣFT8719̩ĹͨѶ + if (!s_screen_init_complate) //TP ʼδɣȽгʼ + { + app_tp_transfer_screen_const(); + return; + } + +#if 0 //test + test_flag++; + if (test_flag >1000000) + { + test_flag =0; + //TAU_LOGD("Run ok!!\n"); + //app_tp_m_read(screen_reg_int_data[0].buffer, screen_reg_int_data[0].txbuffer_size, s_screen_number, screen_reg_int_data[0].rxbuffer_size); + //while(!hal_i2c_m_transfer_complate()); + } +#endif + + /**** 1. ж screen Ƿ񷢳жź ****/ + // s_screen_int_flag: жźű־λ + // app_tp_screen_int_lvl_low : SPI ʱͨʱżcsߵͨ쳣ñ־λڽ + screen_gpio_int = s_screen_int_flag || app_tp_screen_int_lvl_low(); + if (((screen_gpio_int) || (s_screen_int_transfer_status)) && app_tp_m_transfer_complate()) //жϵǰͨ״̬׼ͨ + { + s_screen_int_flag = false; + if (s_spim_write) //SPI дݺҪѽFIFOݶȻӰһζȡ + { + hal_spi_m_clear_rxfifo(); + s_spim_write = false; + } + + /**** 2. ͻȡӻ ****/ + if (screen_int_transfer_buffer_ready) + { + #ifndef READ_MODULE_TP_ONE_BY_ONE + screen_int_transfer_buffer_ready = false; + s_screen_int_transfer_status = true; + #ifdef USE_FOR_SAMSUNG_NOTE20 + app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); + while(!hal_i2c_m_transfer_complate()); + if(s_screen_read_buffer[7]>0) + { + len=s_screen_read_buffer[7]*8; + app_tp_m_read(screen_reg_int_data[0].buffer, 1, &s_screen_read_buffer[8], len); + while(!hal_i2c_m_transfer_complate()); + } + delayMs(2); + while(!hal_gpio_get_input_data(g_screen_input_int_pad)) + { + app_tp_m_read(screen_reg_int_data[0].buffer, 1, s_screen_read_buffer, 8); + while(!hal_i2c_m_transfer_complate()); + delayMs(2); + if(s_screen_read_buffer[7]>0) + { + len=s_screen_read_buffer[7]*8; + app_tp_m_read(screen_reg_int_data[0].buffer, 1, &s_screen_read_buffer[8], len); + while(!hal_i2c_m_transfer_complate()); + delayMs(2); + } + } + #else + app_tp_m_read(screen_reg_int_data[0].buffer, screen_reg_int_data[0].txbuffer_size, s_screen_temp, screen_reg_int_data[0].rxbuffer_size); + while(!hal_i2c_m_transfer_complate()); + app_tp_m_read(screen_reg_int_data[1].buffer, screen_reg_int_data[1].txbuffer_size, s_screen_number, screen_reg_int_data[1].rxbuffer_size); + while(!hal_i2c_m_transfer_complate()); + //TAU_LOGD("s_screen_number[%4x], size[%4x]", ((s_screen_number[1]<<8)|s_screen_number[0]), ((s_screen_temp[1]<<8)|s_screen_temp[0])); + + if(s_screen_number[1]) + { + if (s_screen_number[1]>3) + { + read_point =1; + s_screen_int_transfer_status = false; + } + else if (s_screen_number[1] &0x02) + read_point =10; + else + read_point =9; + } + else + { + if(s_screen_number[0] &0x80) + read_point =8; + else if(s_screen_number[0] &0x40) + read_point =7; + else if(s_screen_number[0] &0x20) + read_point =6; + else if(s_screen_number[0] &0x10) + read_point =5; + else if(s_screen_number[0] &0x08) + read_point =4; + else if(s_screen_number[0] &0x04) + read_point =3; + else if(s_screen_number[0] &0x02) + read_point =2; + else + read_point =1; + } + read_point =8*read_point; + app_tp_m_read(screen_reg_int_data[2].buffer, screen_reg_int_data[2].txbuffer_size, s_screen_read_buffer, read_point); + while(!hal_i2c_m_transfer_complate()); + #endif + #else + if (!screen_reg_int_data[screen_int_transfer_count].read_flag) //ǰͨŲҪأֱд + { + app_tp_m_write(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size); + } + else //ǰͨҪأдٶ + { + s_screen_int_transfer_status = true; + if (screen_int_transfer_count==0) + { + app_tp_m_read(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size, \ + s_screen_temp, screen_reg_int_data[screen_int_transfer_count].rxbuffer_size); + screen_int_transfer_count =1; + } + else if (screen_int_transfer_count==1) + { + app_tp_m_read(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size, \ + s_screen_number, screen_reg_int_data[screen_int_transfer_count].rxbuffer_size); + screen_int_transfer_count =2; + } + else if (screen_int_transfer_count==2) + { + if(s_screen_number[1]) + { + TAU_LOGD("s_screen_number[%4x], size[%4x]", ((s_screen_number[1]<<8)|s_screen_number[0]), ((s_screen_temp[1]<<8)|s_screen_temp[0])); + if (s_screen_number[1] &0x02) + read_point =10; + else + read_point =9; + } + else + { + if(s_screen_number[0] &0x80) + read_point =8; + else if(s_screen_number[0] &0x40) + read_point =7; + else if(s_screen_number[0] &0x20) + read_point =6; + else if(s_screen_number[0] &0x10) + read_point =5; + else if(s_screen_number[0] &0x08) + read_point =4; + else if(s_screen_number[0] &0x04) + read_point =3; + else if(s_screen_number[0] &0x02) + read_point =2; + else + read_point =1; + } + read_point =8*read_point; + + app_tp_m_read(screen_reg_int_data[screen_int_transfer_count].buffer, screen_reg_int_data[screen_int_transfer_count].txbuffer_size, \ + s_screen_read_buffer, read_point); + screen_int_transfer_count =0; + screen_int_transfer_buffer_ready = false; + } + } + #endif + app_tp_screen_analysis_int(screen_int_transfer_count, s_screen_read_buffer,screen_reg_int_data[2].rxbuffer_size); + } + /**** 3. ͨݣ׼һͨŵbuffer ****/ + else + { + #if 1 + #ifdef USE_FOR_SUMSUNG_S20 + u16TouchID=0x0000; + #endif + screen_int_transfer_buffer_ready = true; + screen_int_transfer_count = app_tp_screen_analysis_int(screen_int_transfer_count, s_screen_read_buffer,screen_reg_int_data[2].rxbuffer_size); + screen_int_transfer_count = 0; + s_screen_int_transfer_status = false; + + #else + screen_int_transfer_buffer_ready = true; + screen_int_transfer_count = app_tp_screen_analysis_int(screen_int_transfer_count, s_screen_read_buffer, \ + screen_reg_int_data[screen_int_transfer_count].rxbuffer_size); + + if (screen_int_transfer_count > screen_reg_int_data_size) //ҪһͨŽһݽֹͣͨ + { + screen_int_transfer_count = 0; + s_screen_int_transfer_status = false; + return; + } + #endif + } + } +} + +/************************************************************************** +* @name : app_tp_transfer_phone +* @brief : ݽӦĴ +* @param[in] : recieve_numݳ +* @return : +* @retval : +**************************************************************************/ +static void app_tp_transfer_phone(size_t recieve_num) +{ + const uint8_t *phone_write_buffer; + size_t phone_write_buffer_size = 0; + /* ݽжǷҪԼ𸴵bufferָ */ + if (recieve_num > 0) + { + #if 0// 1: test + s_phone_read_buffer[3]=recieve_num; + app_tp_m_write(s_phone_read_buffer, 4); + #endif + app_tp_phone_analysis_data(s_phone_read_buffer, recieve_num, &phone_write_buffer, &phone_write_buffer_size); + } + + app_tp_s_read(s_phone_read_buffer, BUFFER_SIZE_MAX); + if (phone_write_buffer_size) //0ʾҪֻ÷buffer + { + app_tp_s_write(phone_write_buffer, phone_write_buffer_size); + } +} + +/************************************************************************** +* @name : app_tp_phone_reset_on +* @brief : ȡֻλźŵ״̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +bool app_tp_phone_reset_on(void) +{ + return s_phone_reset_flag; +} + +/************************************************************************** +* @name : app_tp_phone_clear_reset_on +* @brief : ֻλźŵ״̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_phone_clear_reset_on(void) +{ + s_phone_reset_flag = false; +} + +#else + +void app_tp_screen_init(void) +{ + +} + +void app_tp_init(void) +{ + +} + +void app_tp_transfer_screen_int(void) +{ + +} + +void app_tp_transfer_screen_start(void) +{ + +} + +bool app_tp_phone_reset_on(void) +{ + return false; +} + +void app_tp_phone_clear_reset_on(void) +{ + +} + +void app_tp_s_write(const uint8_t *txbuffer, size_t buffer_size) +{ + +} + +bool app_tp_enter_sleep_on(void) +{ + return false; +} + +#endif + diff --git a/src/app/demo/app_tp_transfer.h b/src/app/demo/app_tp_transfer.h new file mode 100644 index 0000000..877620c --- /dev/null +++ b/src/app/demo/app_tp_transfer.h @@ -0,0 +1,105 @@ +/******************************************************************************* +* +* +* File: app_tp_transfer.h +* Description touch I2C/SPI ͨغ +* Version V0.1 +* Date 2021-10-14 +* Author zhanghz +*******************************************************************************/ +#ifndef __APP_TP_TRANSFER_H__ +#define __APP_TP_TRANSFER_H__ + +#include "string.h" +#include "tau_device_datatype.h" +#include "tau_common.h" + +#define SCREEN_TRANSFER_WRITE false //յscreen ioжϣ֮ö +#define SCREEN_TRANSFER_READ true //յscreen ioжϣ֮Ҫ + +/************************************************************************** +* @name : ap_tp_calibration +* @brief : ����У׼���� +* @param[in] : +* @return : +* @retval : +**************************************************************************/ + +void ap_tp_calibration(void); + + +/************************************************************************** +* @name : app_tp_screen_init +* @brief : screen IO 䣬ʼʼ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_screen_init(void); + +/************************************************************************** +* @name : app_tp_init +* @brief : ʼͨ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_init(void); + +/************************************************************************** +* @name : app_tp_transfer_screen_int +* @brief : screenжϺ󣬰flowдscreenЭת +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_transfer_screen_int(void); + +/************************************************************************** +* @name : app_tp_transfer_screen_start +* @brief : flowдscreenʼʼ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_transfer_screen_start(void); + +/************************************************************************** +* @name : app_tp_phone_reset_on +* @brief : ȡֻλźŵ״̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +bool app_tp_phone_reset_on(void); + +/************************************************************************** +* @name : app_tp_phone_clear_reset_on +* @brief : ֻλźŵ״̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void app_tp_phone_clear_reset_on(void); + +/************************************************************************** +* @name : app_tp_s_write +* @brief : ͨŷʽ÷txbufferе +* @param[in] :txbuffer: buffer ͷַ +* @param[in] :buffer_size: buffer +* @return : +* @retval : +**************************************************************************/ +void app_tp_s_write(const uint8_t *txbuffer, size_t buffer_size); + +/************************************************************************** +* @name : app_tp_enter_sleep_on +* @brief : ȡ tp ͨ״̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +bool app_tp_enter_sleep_on(void); + +#endif + diff --git a/src/app/main.c b/src/app/main.c new file mode 100644 index 0000000..a3b4715 --- /dev/null +++ b/src/app/main.c @@ -0,0 +1,26 @@ +#include +#include +#include +#include "test_cfg_global.h" +#include "tau_log.h" +#include "hal_system.h" +#include "board.h" +#include "tau_delay.h" + + + +//test_cfg_global.h file choice what you want test or completely demo of S8 or S8+ Felix + +int main() +{ +// hal_system_init(); + board_Init(); + + while (1) + { +#if _DEMO_S8_EN + ap_demo(); +#endif + while (1); + } +} diff --git a/src/app/test_cfg_global.h b/src/app/test_cfg_global.h new file mode 100644 index 0000000..37f4546 --- /dev/null +++ b/src/app/test_cfg_global.h @@ -0,0 +1,84 @@ +/******************************************************************************* +* Copyright (C) 2019-2022, 518 Systems (R),All Rights Reserved. +* +* File: test_cfg_global.h +* Description ȫͷļ +* Version V0.1 +* Date 2021-05-01 +* Author kevin + *******************************************************************************/ + +#ifndef __TEST_GLOBAL_CONFIG_H__ +#define __TEST_GLOBAL_CONFIG_H__ +/******************************************************************************* +* 1.Included files +*******************************************************************************/ + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +#define _TEST_TIMER_EN 0 +#define _TEST_DSI_TX_EN 0 +#define _TEST_DSI_RX_EN 0 +#define _TEST_PWM_EN 0 +#define _TEST_SWIRE_EN 0 +#define _TEST_WDG_EN 0 +#define _TEST_GPIO_EN 0 +#define _TEST_I2C_EN 0 +#define _TEST_SPI_EN 0 + +#define _DEMO_S8_EN 1 +#define _DEMO_S8P_EN 0 +#if _TEST_TIMER_EN + #include "test_hal_timer.h" +#endif + +#if _TEST_I2C_EN + #include "test_hal_i2c.h" +#endif + +#if _TEST_SPI_EN + #include "test_hal_spi.h" +#endif + +#if _TEST_DSI_TX_EN + #include "test_hal_dsi_tx.h" +#endif + +#if _TEST_DSI_RX_EN + #include "test_hal_dsi_rx.h" +#endif + +#if _TEST_PWM_EN + #include "test_hal_pwm.h" +#endif + +#if _TEST_SWIRE_EN + #include "test_hal_swire.h" +#endif + +#if _TEST_WDG_EN + #include "test_hal_wdg.h" +#endif + +#if _TEST_GPIO_EN + #include "test_hal_gpio.h" +#endif + +#if _TEST_I2C_TP_EN + #include "test_hal_i2c_tp.h" +#endif + +#if _DEMO_S8_EN + #include "ap_demo.h" + #include "app_tp_for_custom_s8.h" +#endif + +#if _DEMO_S8P_EN + #include "s8p_demo.h" + #include "app_tp_for_custom_s8p.h" +#endif + +#endif + diff --git a/src/board/board.c b/src/board/board.c new file mode 100644 index 0000000..aea5ad9 --- /dev/null +++ b/src/board/board.c @@ -0,0 +1,26 @@ +/******************************************************************************* +* Copyright (C) 2019-2022, ISP Systems (R),All Rights Reserved. +* +* File: board.c +* Description 板级文件 +* Version V0.1 +* Date 2020-12-07 +* Author linyw +*******************************************************************************/ +#include "board.h" +#include "hal_system.h" +#include "ArmCM0.h" + +void board_Init(void) +{ + hal_system_init(SYSTEM_CLOCK); + hal_system_enable_systick(1); +#if !EDA_MODE + hal_system_init_console(115200); +#endif +#if defined(ISP_568) || defined(ISP_368) + /* 从EFUSE读取DPHY校准值并设置 */ + hal_system_set_phy_calibration(true); +#endif +} + diff --git a/src/board/board.h b/src/board/board.h new file mode 100644 index 0000000..b450fd3 --- /dev/null +++ b/src/board/board.h @@ -0,0 +1,16 @@ +/******************************************************************************* +* Copyright (C) 2019-2022, CVA Systems (R),All Rights Reserved. +* +* File: board.h +* Description: baord 初始化头文件 +* Version: V0.1 +* Date: 2020-01-08 +* Author: lzy + *******************************************************************************/ + +#ifndef __BOARD_H__ +#define __BOARD_H__ + +void board_Init(void); + +#endif diff --git a/src/board/startup/startup_ARMCM0.s b/src/board/startup/startup_ARMCM0.s new file mode 100644 index 0000000..4a17757 --- /dev/null +++ b/src/board/startup/startup_ARMCM0.s @@ -0,0 +1,226 @@ +;/**************************************************************************//** +; * @file startup_ARMCM0.s +; * @brief CMSIS Core Device Startup File for +; * ARMCM0 Device +; * @version V5.4.0 +; * @date 12. December 2018 +; ******************************************************************************/ +;/* +; * Copyright (c) 2009-2018 Arm Limited. All rights reserved. +; * +; * SPDX-License-Identifier: Apache-2.0 +; * +; * Licensed under the Apache License, Version 2.0 (the License); you may +; * not use this file except in compliance with the License. +; * You may obtain a copy of the License at +; * +; * www.apache.org/licenses/LICENSE-2.0 +; * +; * Unless required by applicable law or agreed to in writing, software +; * distributed under the License is distributed on an AS IS BASIS, WITHOUT +; * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. +; * See the License for the specific language governing permissions and +; * limitations under the License. +; */ + +;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------ + + +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00001000 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +__stack_limit +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000C00 + + IF Heap_Size != 0 ; Heap is provided + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + ENDIF + + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; -14 NMI Handler + DCD HardFault_Handler ; -13 Hard Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; -5 SVCall Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD PendSV_Handler ; -2 PendSV Handler + DCD SysTick_Handler ; -1 SysTick Handler + + + ; Interrupts + DCD VIDC_IRQn_Handler ; 0 Interrupt 0 + DCD LCDC_IRQn_Handler ; 1 Interrupt 1 + DCD MIPI_RX_IRQn_Handler ; 2 Interrupt 2 + DCD MIPI_TX_IRQn_Handler ; 3 Interrupt 3 + DCD MEMC_IRQn_Handler ; 4 Interrupt 4 + DCD VPRE_IRQn_Handler ; 5 Interrupt 5 + DCD FLSCTRL_IRQn_Handler ; 6 Interrupt 6 + DCD DMA_IRQn_Handler ; 7 Interrupt 7 + DCD TIMER0_IRQn_Handler ; 8 Interrupt 8 + DCD TIMER1_IRQn_Handler ; 9 Interrupt 9 + DCD TIMER2_IRQn_Handler ; 10 Interrupt 10 + DCD TIMER3_IRQn_Handler ; 11 Interrupt 11 + DCD WDG_IRQn_Handler ; 12 Interrupt 12 + DCD UART_IRQn_Handler ; 13 Interrupt 13 + DCD I2C0_IRQn_Handler ; 14 Interrupt 14 + DCD I2C1_IRQn_Handler ; 15 Interrupt 15 + DCD SPIS_IRQn_Handler ; 16 Interrupt 16 + DCD SPIM_IRQn_Handler ; 17 Interrupt 17 + DCD ADC_IRQn_Handler ; 18 Interrupt 18 + DCD PWMDET_IRQn_Handler ; 19 Interrupt 19 + DCD OTP_IRQn_Handler ; 20 Interrupt 20 + DCD SWIRE_IRQn_Handler ; 21 Interrupt 21 + DCD PVD_IRQn_Handler ; 22 Interrupt 22 + DCD AP_NRESET_IRQn_Handler ; 23 Interrupt 23 + DCD EXTI_INT0_IRQn_Handler ; 24 Interrupt 24 + DCD EXTI_INT1_IRQn_Handler ; 25 Interrupt 25 + DCD EXTI_INT2_IRQn_Handler ; 26 Interrupt 26 + DCD EXTI_INT3_IRQn_Handler ; 27 Interrupt 27 + DCD EXTI_INT4_IRQn_Handler ; 28 Interrupt 28 + DCD EXTI_INT5_IRQn_Handler ; 29 Interrupt 29 + DCD EXTI_INT6_IRQn_Handler ; 30 Interrupt 30 + DCD EXTI_INT7_IRQn_Handler ; 31 Interrupt 31 + + SPACE ( 0 * 4) ; Interrupts 10 .. 31 are left out + +__Vectors_End +__Vectors_Size EQU __Vectors_End - __Vectors +_NVIC_ICER0 EQU 0xE000E180 ;清中断使能寄存器地址 +_NVIC_ICPR0 EQU 0xE000E280 ;清中断pending寄存器地址 + + AREA |.text|, CODE, READONLY + +; Reset Handler + +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT __main + +;清中断使能和pending ——开始—— + CPSID I ; 屏蔽中断 + LDR R0, =_NVIC_ICER0 + LDR R1, =_NVIC_ICPR0 + LDR R2, =0xFFFFFFFF + MOVS R3, #1 ; 设置循环次数 M0只有1组(32个)中断，故只需要循环1次 +_irq_clear + ;CBZ R3, _irq_clear_end + CMP R3,#0 ; 循环次数等于0，跳转到_irq_clear_end + BEQ _irq_clear_end + STR R2, [R0] ;,#4 ; NVIC_ICER0 - 清 enable IRQ 寄存器 + STR R2, [R1] ;,#4 ; NVIC_ICPR0 - 清 pending IRQ 寄存器 + SUBS R3, #1 ; 循环数自减1 + B _irq_clear +_irq_clear_end +;清中断使能和pending ——结束—— + CPSIE I ; 开启中断 + LDR R0, =__main + BX R0 + ENDP + + +; Macro to define default exception/interrupt handlers. +; Default handler are weak symbols with an endless loop. +; They can be overwritten by real handlers. + MACRO + Set_Default_Handler $Handler_Name +$Handler_Name PROC + EXPORT $Handler_Name [WEAK] + B . + ENDP + MEND + + +; Default exception/interrupt handler + + Set_Default_Handler NMI_Handler + Set_Default_Handler HardFault_Handler + Set_Default_Handler SVC_Handler + Set_Default_Handler PendSV_Handler + Set_Default_Handler SysTick_Handler + + Set_Default_Handler VIDC_IRQn_Handler + Set_Default_Handler LCDC_IRQn_Handler + Set_Default_Handler MIPI_RX_IRQn_Handler + Set_Default_Handler MIPI_TX_IRQn_Handler + Set_Default_Handler MEMC_IRQn_Handler + Set_Default_Handler VPRE_IRQn_Handler + Set_Default_Handler FLSCTRL_IRQn_Handler + Set_Default_Handler DMA_IRQn_Handler + Set_Default_Handler TIMER0_IRQn_Handler + Set_Default_Handler TIMER1_IRQn_Handler + + Set_Default_Handler TIMER2_IRQn_Handler + Set_Default_Handler TIMER3_IRQn_Handler + Set_Default_Handler WDG_IRQn_Handler + Set_Default_Handler UART_IRQn_Handler + Set_Default_Handler I2C0_IRQn_Handler + Set_Default_Handler I2C1_IRQn_Handler + Set_Default_Handler SPIS_IRQn_Handler + Set_Default_Handler SPIM_IRQn_Handler + Set_Default_Handler ADC_IRQn_Handler + Set_Default_Handler PWMDET_IRQn_Handler + + Set_Default_Handler OTP_IRQn_Handler + Set_Default_Handler SWIRE_IRQn_Handler + Set_Default_Handler PVD_IRQn_Handler + Set_Default_Handler AP_NRESET_IRQn_Handler + Set_Default_Handler EXTI_INT0_IRQn_Handler + Set_Default_Handler EXTI_INT1_IRQn_Handler + Set_Default_Handler EXTI_INT2_IRQn_Handler + Set_Default_Handler EXTI_INT3_IRQn_Handler + Set_Default_Handler EXTI_INT4_IRQn_Handler + Set_Default_Handler EXTI_INT5_IRQn_Handler + + Set_Default_Handler EXTI_INT6_IRQn_Handler + Set_Default_Handler EXTI_INT7_IRQn_Handler + ALIGN + + +; User setup Stack & Heap + + IF :LNOT::DEF:__MICROLIB + IMPORT __use_two_region_memory + ENDIF + + EXPORT __stack_limit + EXPORT __initial_sp + IF Heap_Size != 0 ; Heap is provided + EXPORT __heap_base + EXPORT __heap_limit + ENDIF + + END diff --git a/src/common/tau_common.h b/src/common/tau_common.h new file mode 100644 index 0000000..575a466 --- /dev/null +++ b/src/common/tau_common.h @@ -0,0 +1,216 @@ +/******************************************************************************* +* +* +* File: tau_common.h +* Description ͨضͷļ +* Version V0.1 +* Date 2020-09-07 +* Author lzy + *******************************************************************************/ + +#ifndef __TAU_COMMON_H +#define __TAU_COMMON_H + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "stdint.h" +#include "math.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ +/** + * \name ͨó + * @{ + */ +//#define ENABLE 1 +//#define DISABLE 0 + +#define ON 1 +#define OFF 0 + +#define NONE 0 +#define EOS '\0' + +/* +#ifndef TRUE +#define TRUE 1 +#endif + +#ifndef FALSE +#define FALSE 0 +#endif +*/ + +#ifndef __cplusplus + #define true 1 + #define false 0 + #define bool _Bool +#endif /* ifndef __cplusplus */ + +#ifndef NULL + #define NULL ((void *)0) +#endif + +#define TAU_LITTLE_ENDIAN 1234 /**< \brief Сģʽ */ +#define TAU_BIG_ENDIAN 3412 /**< \brief ģʽ */ + +/** @} */ + +/******************************************************************************/ + +/** + * \name ú궨 + * @{ + */ + +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +#define TAU_INLINE inline +#define TAU_STATIC_INLINE static inline +#define TAU_STATIC static +#define TAU_CONST const +#define TAU_EXTERN extern + +#define MIN(x, y) (((x) < (y)) ? (x) : (y)) +#define MAX(x, y) (((x) > (y)) ? (x) : (y)) + +/** + * \brief ṹԱƫ + * \attention ͬƽ̨ϣڳԱСڴԭ + * ͬһṹԱƫƿDzһ + * + * \par ʾ + * \code + * struct my_struct { + * int m1; + * char m2; + * }; + * int offset_m2; + * + * offset_m2 = TAU_OFFSET(struct my_struct, m2); + * \endcode + */ +#define TAU_OFFSET(structure, member) ((uint32_t)(&(((structure *)0)->member))) + +/** @} */ + +/** + * \brief ͨṹԱָȡýṹԱĽṹ + * + * \param ptr ָṹԱָ + * \param type ṹ + * \param member ṹиóԱ + * + * \par ʾ + * \code + * struct my_struct = { + * int m1; + * char m2; + * }; + * struct my_struct my_st; + * char *p_m2 = &my_st.m2; + * struct my_struct *p_st = TAU_CONTAINER_OF(p_m2, struct my_struct, m2); + * \endcode + */ +#define TAU_CONTAINER_OF(ptr, type, member) \ + ((type *)((char *)(ptr)-TAU_OFFSET(type, member))) + +/** + * \brief ṹԱĴС + * + * \code + * struct a = { + * uint32_t m1; + * uint32_t m2; + * }; + * int size_m2; + * + * size_m2 = TAU_MEMBER_SIZE(a, m2); //size_m2 = 4 + * \endcode + */ +#define TAU_MEMBER_SIZE(structure, member) (sizeof(((structure *)0)->member)) + +/** + * \brief Ԫظ + * + * \code + * int a[] = {0, 1, 2, 3}; + * int element_a = TAU_NELEMENTS(a); // element_a = 4 + * \endcode + */ +#define TAU_NELEMENTS(array) (sizeof(array) / sizeof((array)[0])) + +/** + * \brief + * + * \param x + * \param align + * + * \code + * int size = TAU_ROUND_UP(15, 4); // size = 16 + * \endcode + */ +#define TAU_ROUND_UP(x, align) (((int)(x)/(align))*(align) + (((int)(x)%(align)) ? (align) : 0)) + +/** + * \brief + * + * \param x + * \param align + * + * \code + * int size = TAU_ROUND_DOWN(15, 4); // size = 12 + * \endcode + */ +#define TAU_ROUND_DOWN(x, align) (((int)(x)/(align))*(align)) + +/** \brief */ +#define TAU_DIV_ROUND_UP(n, d) (((n) + (d)-1) / (d)) + +/** + * \brief Ƿ + * + * \param x + * \param align أΪ2ij˷ + * + * \code + * if (TAU_ALIGNED(x, 4) { + * ; // x + * } else { + * ; // x + * } + * \endcode + */ +#define TAU_ALIGNED(x, align) (((int)(x) & (align - 1)) == 0) + +/** \brief 1ֽBCDתΪ16 */ +#define TAU_BCD_TO_HEX(val) (((val)&0x0f) + ((val) >> 4) * 10) + +/** \brief 1ֽ16תΪBCD */ +#define TAU_HEX_TO_BCD(val) ((((val) / 10) << 4) + (val) % 10) + +/** + * \brief ȡ + */ +#define TAU_CEIL(val) ceil(val) + + +/*! @brief Construct the version number for drivers. */ +#define MAKE_VERSION(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix)) + + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/* \brief ͨûصָ붨 */ +typedef void (*fcb_type)(void *data); + +#endif /* __TAU_COMMON_H */ diff --git a/src/common/tau_delay.h b/src/common/tau_delay.h new file mode 100644 index 0000000..aa3a2bf --- /dev/null +++ b/src/common/tau_delay.h @@ -0,0 +1,34 @@ +/** + * File Name: tau_delay.h + * + * + * + * Author: Fortsense 3D Firmware Team + * + * Date: 2020/12/04 + * + * Project: Taurus + * + * Description: + * + * HISTORY: +**/ +#ifndef _DELAY_H_ +#define _DELAY_H_ +#include "stdint.h" + +/** +* @brief delay ms ,2% +* @param ms:delayʱ +* @retval none +*/ +void delayMs(uint32_t ms); + +/** +* @brief delay us ,2% +* @param us:delayʱ +* @retval none +*/ +void delayUs(uint32_t us); + +#endif diff --git a/src/common/tau_device_datatype.h b/src/common/tau_device_datatype.h new file mode 100644 index 0000000..c121f0c --- /dev/null +++ b/src/common/tau_device_datatype.h @@ -0,0 +1,167 @@ +/******************************************************************************* + * + * + * File: tau_device_datatype.h + * Description device datatype + * Version V0.1 + * Date 2020-12-04 + * Author kevin + *******************************************************************************/ + +#ifndef _TAU_DEVICE_DATATYPE_H_ +#define _TAU_DEVICE_DATATYPE_H_ + + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ + +#include "stdint.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/*! @brief ״̬ */ +#define MAKE_STATUS(group, code) ((((group)*100) + (code))) + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/*! @brief ״ֵ̬ */ +enum _status_groups +{ + STATUS_GROUP_GENERIC = 0, + STATUS_GROUP_I2C = 1, + STATUS_GROUP_UART = 2, + STATUS_GROUP_SPI = 3, + kStatusGroup_Timer = 4, +}; + +/*! @brief ״̬ */ +enum _generic_status +{ + STATUS_SUCCESS = MAKE_STATUS(STATUS_GROUP_GENERIC, 0), + STATUS_FAIL = MAKE_STATUS(STATUS_GROUP_GENERIC, 1), + STATUS_READ_ONLY = MAKE_STATUS(STATUS_GROUP_GENERIC, 2), + STATUS_OUT_OF_RANGE = MAKE_STATUS(STATUS_GROUP_GENERIC, 3), + STATUS_INVALID_ARGUMENT = MAKE_STATUS(STATUS_GROUP_GENERIC, 4), + STATUS_TIME_OUT = MAKE_STATUS(STATUS_GROUP_GENERIC, 5), + STATUS_NO_TRANSFER_IN_PROGRESS = MAKE_STATUS(STATUS_GROUP_GENERIC, 6), +}; + +/*! + * @brief timer״̬ + */ +typedef enum +{ + TIMER_STATUS_IDLE = MAKE_STATUS(kStatusGroup_Timer, 0), /*!< */ + TIMER_STATUS_RUNNING = MAKE_STATUS(kStatusGroup_Timer, 1), /*!< */ + TIMER_STATUS_TIMEOUT = MAKE_STATUS(kStatusGroup_Timer, 2), /*!< ʱ */ +} timer_status_e; + +/*! + * @brief system¼(ж/λ)ģʽ + */ +typedef enum +{ + DETECT_HIGH_LVL = 0, + DETECT_LOW_LVL, + DETECT_RISING_EDGE, + DETECT_FALLING_EDGE +} sys_cfg_trigger_e; + +/** +* @brief GPIO interrupt type +*/ +typedef enum +{ + TIMER_NUM0 = 0, + TIMER_NUM1, + TIMER_NUM2, + TIMER_NUM3, + TIMER_NUM_MAX +} timer_num_e; + +/** +* @brief GPIO interrupt type +*/ +typedef enum +{ + GPIO_INT_EXTI_INT0 = 0, + GPIO_INT_EXTI_INT1, + GPIO_INT_EXTI_INT2, + GPIO_INT_EXTI_INT3, + GPIO_INT_EXTI_INT4, + GPIO_INT_EXTI_INT5, + GPIO_INT_EXTI_INT6, + GPIO_INT_EXTI_INT7, + GPIO_INT_MAX +} gpio_int_e; + +/*! @brief PWMIж */ +typedef enum _pwm_int_type +{ + PWM_INT_HIGH_OVERFLOW = 0, + PWM_INT_LOW_OVERFLOW, + PWM_INT_TOTAL_OVERFLOW, + PWM_INT_HIGH_DONE, + PWM_INT_LOW_DONE, + PWM_INT_TOTAL_DONE, + PWM_INT_MAX +} pwm_int_type_e; + +/** +* @brief I2C chose +*/ +typedef enum +{ + I2C_SELECT_0 = 0, //slave + I2C_SELECT_1, //master +} i2c_select_e; + +/*! + * @brief ٶ + * @note + */ +typedef enum _i2c_rate +{ + I2C_RATE_STANDARD = 1, //100kHz + I2C_RATE_FAST, //400kHz + I2C_RATE_HIGH, //1MHz +} i2c_rate_e; + +/*! @brief DMA channel type */ +typedef enum +{ + DMA_CH0 = 0, /*!< SPIM */ + DMA_CH1 = 1, /*!< IIC0 */ + DMA_CH2 = 2, /*!< SPIS */ + DMA_CH3 = 3, /*!< IIC1 */ + DMA_CH4 = 4, /*!< SPI FLASH */ + DMA_CH5 = 5, /*!< UART */ +} dma_channel_e; + + +/*! @brief Type used for all status and error return values. */ + +typedef enum +{ + DISABLE = 0, + ENABLE = !DISABLE +} function_state_e; +/*!< @brief ڷ״̬ʹ */ +typedef int32_t status_t; + + + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +#endif + diff --git a/src/common/tau_dsi_datatype.h b/src/common/tau_dsi_datatype.h new file mode 100644 index 0000000..c25630c --- /dev/null +++ b/src/common/tau_dsi_datatype.h @@ -0,0 +1,374 @@ +/******************************************************************************* +* +* +* File: tau_dsi_datatype.h +* Description: mipi dsi ͨͷļ +* Version: V0.1 +* Date: 2021-01-13 +* Author: lzy + *******************************************************************************/ + +#ifndef __MIPI_DSI_COMMON_H__ +#define __MIPI_DSI_COMMON_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ +#define DSC_PPS_SIZE 128 + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/** +* @brief Data Types for Peripheral-sourced Packets,From Mipi DSI Spec +*/ +typedef enum +{ + DSI_ACK_DT_ERROR = 0x02, + DSI_ACK_DT_EOTP = 0x08, + DSI_ACK_DT_GEN_SHORT_RESPONSE_1B = 0x11, + DSI_ACK_DT_GEN_SHORT_RESPONSE_2B = 0x12, + DSI_ACK_DT_GEN_LONG_RESPONSE = 0x1A, + DSI_ACK_DT_DSC_LONG_RESPONSE = 0x1C, + DSI_ACK_DT_DSC_SHORT_RESPONSE_1B = 0x21, + DSI_ACK_DT_DSC_SHORT_RESPONSE_2B = 0x22, + DSI_ACK_DT_MAX +} dsi_ack_data_type_e; + +/** +* @brief Software handle data types +*/ +typedef enum +{ + DSI_RECV_DT_PPS = 0x0A, //Picture Parameter Set + DSI_RECV_DT_GEN_WRITE_1B = 0x13, //Generic Short WRITE, 1 parameter + DSI_RECV_DT_GEN_WRITE_2B = 0x23, //Generic Short WRITE, 2 parameters + DSI_RECV_DT_GEN_READ_0B = 0x04, //Generic READ, no parameters + DSI_RECV_DT_GEN_READ_1B = 0x14, //Generic READ, 1 parameter + DSI_RECV_DT_GEN_READ_2B = 0x24, //Generic READ, 2 parameters + DSI_RECV_DT_DCS_WRITE_0B = 0x05, //DCS Short WRITE, no parameters + DSI_RECV_DT_DCS_WRITE_1B = 0x15, //DCS Short WRITE, 1 parameter + DSI_RECV_DT_DCS_READ_0B = 0x06, //DCS READ, no parameters + DSI_RECV_DT_GEN_WRITE_LONG = 0x29, //Generic Long Write + DSI_RECV_DT_DCS_WRITE_LONG = 0x39, //DCS Long Write/write_LUT Command Packet + DSI_RECV_DT_MAX +} dsi_data_type_e; + +typedef enum +{ + DCS_ENTER_IDLE_MODE = 0x39, + DCS_ENTER_INVERT_MODE = 0x21, + DCS_ENTER_NORMAL_MODE = 0x13, + DCS_ENTER_PARTIAL_MODE = 0x12, + DCS_ENTER_SLEEP_MODE = 0x10, + DCS_EXIT_IDLE_MODE = 0x38, + DCS_EXIT_INVERT_MODE = 0x20, + DCS_EXIT_SLEEP_MODE = 0x11, + DCS_GET_3D_CONTROL = 0x3F, + DCS_GET_ADDRESS_MODE = 0x0B, + DCS_GET_BLUE_CHANNEL = 0x08, + DCS_GET_COMPRESSION_MODE = 0x03, + DCS_GET_DIAGNOSTIC_RESULT = 0x0F, + DCS_GET_DISPLAY_MODE = 0x0D, + DCS_GET_GREEN_CHANNEL = 0x07, + DCS_GET_PIXEL_FORMAT = 0x0C, + DCS_GET_POWER_MODE = 0x0A, + DCS_GET_RED_CHANNEL = 0x06, + DCS_GET_SCANLINE = 0x45, + DCS_GET_SIGNAL_MODE = 0x0E, + DCS_NOP = 0x00, + DCS_READ_DDB_CONTINUE = 0xA8, + DCS_READ_DDB_START = 0xA1, + DCS_READ_MEMORY_CONTINUE = 0x3E, + DCS_READ_MEMORY_START = 0x2E, + DCS_SET_3D_CONTROL = 0x3D, + DCS_SET_ADDRESS_MODE = 0x36, + DCS_SET_COLUMN_ADDRESS = 0x2A, + DCS_SET_DISPLAY_OFF = 0x28, + DCS_SET_DISPLAY_ON = 0x29, + DCS_SET_GAMMA_CURVE = 0x26, + DCS_SET_PAGE_ADDRESS = 0x2B, + DCS_SET_PARTIAL_COLUMNS = 0x31, + DCS_SET_PARTIAL_ROWS = 0x30, + DCS_SET_PIXEL_FORMAT = 0x3A, + DCS_SET_SCROLL_AREA = 0x33, + DCS_SET_SCROLL_START = 0x37, + DCS_SET_TEAR_OFF = 0x34, + DCS_SET_TEAR_ON = 0x35, + DCS_SET_TEAR_SCANLINE = 0x44, + DCS_SET_VSYNC_TIMING = 0x40, + DCS_SOFT_RESET = 0x01, + DCS_WRITE_LUT = 0x2D, + DCS_WRITE_MEMORY_CONTINUE = 0x3C, + DCS_WRITE_MEMORY_START = 0x2C +} dsi_dcs_cmd_type_e; + +/** +* @brief video data transfer mode +*/ +typedef enum +{ + DSI_DATA_VIDEO_MODE = 0, + DSI_DATA_CMD_MODE = 1, + DSI_DATA_MODE_MAX +} dsi_video_data_mode_e; + +/** +* @brief dsi virtual channel +*/ +typedef enum +{ + DSI_VC_0 = 0, + DSI_VC_1 = 1, + DSI_VC_2 = 2, + DSI_VC_3 = 3, + DSI_VC_MAX +} dsi_virtual_channel_e; + +/** +* @brief video data mode +*/ +typedef enum +{ + DSI_FRAME_RATE_60HZ = 0, + DSI_FRAME_RATE_90HZ = 1, + DSI_FRAME_RATE_120HZ = 2, + DSI_FRAME_RATE_144HZ = 3, + DSI_FRAME_RATE_160HZ = 4, + DSI_FRAME_RATE_MAX +} dsi_video_frame_rate_e; + +/** +* @brief dsi rx color coding +*/ +typedef enum +{ + DSI_RGB565 = 1, + DSI_RGB666 = 2, /*!< 18 bbp(18bits per pixel) */ + DSI_RGB666_LOOSELY = 3, /*!< 24 bbp(24bits per pixel) */ + DSI_RGB888 = 4, /*!< 24 bbp(24bits per pixel) */ + DSI_RGB10_10_10 = 5, + DSI_RGB12_12_12 = 6, + DSI_YCbCr422_16 = 7, + DSI_PENTILE_16 = DSI_YCbCr422_16, + DSI_YCbCr422_20_LOOSELY = 8, + DSI_YCbCr422_24 = 9, + DSI_YCbCr420_12 = 10, + DSI_COLOR_CODE_MAX +} dsi_color_code_e; + +/** +* @brief dpi endianness type +*/ +typedef enum +{ + DPI_ENDIAN_RGB = 0, + DPI_ENDIAN_BGR +} dpi_endianness_type_e; + +/** +* @brief dpi polarity type +*/ +typedef enum +{ + DPI_SIG_ACTIVE_HIGH = 0, + DPI_SIG_ACTIVE_LOW = 1 +} dpi_polarity_e; + +/** +* @brief mipi lane number +*/ +typedef enum +{ + DSI_LANE_1 = 1, + DSI_LANE_2 = 2, + DSI_LANE_3 = 3, + DSI_LANE_4 = 4, + DSI_LANE_NUME_MAX +} dsi_lane_nume_e; + +/** +* @brief video mode +*/ +typedef enum +{ + DSI_NONBURST_PULSE = 0, + DSI_NONBURST_EVENT = 1, + DSI_BURST_MODE = 2, + DSI_VIDEO_MODE_MAX +} dsi_video_mode_type_e; + +/** +* @brief panel init cmd transfer type +*/ +typedef enum +{ + DSI_CMD_TX_HS = 0, + DSI_CMD_TX_LP = 1 +} dsi_tx_cmd_tx_type_e; + +/** +* @brief dpi tx vpg style +*/ +typedef enum +{ + TX_VPG_V_COLOR = 0, + TX_VPG_H_COLOR = 1, + TX_VPG_V_BER = 2, + TX_VPG_FLICKER = 3, + TX_VPG_CHESSBOARD = 4, + TX_VPG_MAX +} dsi_tx_vpg_style_e; + +#if defined(ISP_568) || defined(ISP_368) +/** +* @brief angle of rotation +*/ +typedef enum +{ + VIDOE_ROT_ANGLE_0 = 0, /* ת */ + VIDOE_ROT_ANGLE_90 = 1, /* ת90 */ + VIDOE_ROT_ANGLE_180 = 2, /* ת180 */ + VIDOE_ROT_ANGLE_270 = 3, /* תת270 */ + VIDOE_ROT_ANGLE_MAX +} video_rotate_angle_e; + +/** +* @brief mipi rx lane swap +*/ +typedef enum +{ + RX_LANE_ORDER_DEFAULT = 0x0, + RX_LANE_ORDER_3012 = RX_LANE_ORDER_DEFAULT, + RX_LANE_ORDER_3210 = 0x1, + RX_LANE_ORDER_MAX +} dsi_rx_lane_swap_e; + +/** +* @brief LTPO mode +*/ +typedef enum +{ + LTPO_MODE_NONE = 0, + LTPO_MODE_1 = 1, + LTPO_MODE_2 = 2, + LTPO_MODE_MAX +} ltpo_mode_e; + +/** +* @brief transform Ϣ +*/ +typedef struct +{ + ltpo_mode_e ltpo; /* ltpo ģʽ */ + bool mirror_en; /* video ˮƽ־λ */ + video_rotate_angle_e rot_angle; /* video תĽǶ */ + dsi_video_data_mode_e dst_mode; /* mipi tx video ݴģʽ(video/cmd mode) */ + dsi_rx_lane_swap_e rx_lane_swap; /* rx lane swap */ +} dsi_base_extra_info_t; +#endif + +/** +* @brief mipi P/N lane swap flag +* eg: pn_swap = RX_LANE_0_PN_SWAP | RX_LANE_CLK_PN_SWAP; +* ʾ lane0 CLK PNlane +*/ +typedef enum +{ + RX_LANE_0_PN_SWAP = 0x1, + RX_LANE_1_PN_SWAP = 0x2, + RX_LANE_2_PN_SWAP = 0x4, + RX_LANE_3_PN_SWAP = 0x8, + RX_LANE_CLK_PN_SWAP = 0x10 +} dsi_rx_lane_pn_swap_e; + +/** +* @brief error processing level +*/ +typedef enum +{ + ERR_HANDLE_NONE = 0, + ERR_HANDLE_L1 = 1, + ERR_HANDLE_L2 = 2, + ERR_HANDLE_L3 = 3, + ERR_HANDLE_MAX +} hal_err_handle_level_e; + +/** +* @brief transform Ϣ +*/ +typedef struct +{ + uint32_t src_w; /* mipi rx յ width */ + uint32_t src_h; /* mipi rx յ height */ + uint32_t dst_w; /* mipi tx ͵ width */ + uint32_t dst_h; /* mipi tx ͵ height */ + dsi_video_frame_rate_e src_frate; /* mipi rx յframe rate */ + dsi_video_data_mode_e src_mode; /* mipi rx video ݴģʽ(video/cmd mode) */ + uint16_t pn_swap; /* mipi rx P/N swap־λ */ +#if defined(ISP_568) || defined(ISP_368) + dsi_base_extra_info_t extra_info; /* ISP_568/ISP_368 */ +#endif +} dsi_base_trans_info_t; + +/** +* @brief ccmϵ +*/ +typedef struct +{ + uint32_t coef_c00; + uint32_t coef_c01; + uint32_t coef_c02; + uint32_t coef_c10; + uint32_t coef_c11; + uint32_t coef_c12; + uint32_t coef_c20; + uint32_t coef_c21; + uint32_t coef_c22; +} ccm_coef_t; + +/** +* @brief video mode display timing +*/ +typedef struct +{ + uint32_t vsa; + uint32_t vbp; + uint32_t vact; + uint32_t vfp; + uint32_t hsa; + uint32_t hbp; + uint32_t hact; + uint32_t hfp; +} vid_disp_timing_t; + +/** +* @brief dpi +*/ +typedef struct +{ + dpi_polarity_e vsync_active_level; //vsync + dpi_polarity_e hsync_active_level; //hsync + dpi_polarity_e dataen_active_level; //dataen + dpi_polarity_e shutdown_active_level; //shutdown + dpi_polarity_e colorm_active_level; //colorm +} dpi_polarity_t; + +/** +* @brief hight performan mode level +*/ +typedef enum +{ + HIGHT_PERFORMAN_NONE = 0, + HIGHT_PERFORMAN_L1 = 1, + HIGHT_PERFORMAN_L2 = 2, + HIGHT_PERFORMAN_MAX +} hight_performan_mode_e; + + +#endif //__MIPI_DSI_COMMON_H__ diff --git a/src/common/tau_log.h b/src/common/tau_log.h new file mode 100644 index 0000000..669976b --- /dev/null +++ b/src/common/tau_log.h @@ -0,0 +1,108 @@ +/******************************************************************************* +* +* +* File: tau_log.h +* Description log file +* Version V0.1 +* Date 2020-12-08 +* Author linyw +*******************************************************************************/ +#ifndef _TAU_LOG_H_ +#define _TAU_LOG_H_ + + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include +#include +#include +#include "ArmCM0.h" +#if LOG_MODE_RTT + #include "SEGGER_RTT.h" +#endif +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +#ifdef LOG_TAG + #undef LOG_TAG +#endif +#define LOG_TAG "tau_log" +#define LOG_CURREN_LEVEL kLOG_LEVEL_DBG /* ôӡȼ TODO:ÿģôӡȼ */ + +/* + * Using the following three macros for conveniently logging. + */ +#if EDA_MODE +#define TAU_LOGD(format,...) +#define TAU_LOGI(format,...) +#define TAU_LOGE(format,...) +#else +#if LOG_MODE_RTT +#define TAU_LOGD(format,...) \ + do { \ + if (LOG_CURREN_LEVEL <= kLOG_LEVEL_DBG) { \ + SEGGER_RTT_printf(0,"[%s] (%04d) " format, LOG_TAG, __LINE__, ##__VA_ARGS__); \ + }; \ + } while (0) + + +#define TAU_LOGI(format,...) \ + do { \ + if (LOG_CURREN_LEVEL <= kLOG_LEVEL_INF) { \ + SEGGER_RTT_printf(0,"[%s] (%04d) " format, LOG_TAG, __LINE__, ##__VA_ARGS__); \ + }; \ + } while (0) + +#define TAU_LOGE(format,...) \ + do { \ + if (LOG_CURREN_LEVEL <= kLOG_LEVEL_ERR) { \ + SEGGER_RTT_printf(0,"error [%s] (%04d) " format, LOG_TAG, __LINE__, ##__VA_ARGS__); \ + }; \ + } while (0) +#else +#define TAU_LOGD(format,...) \ + do { \ + if (LOG_CURREN_LEVEL <= kLOG_LEVEL_DBG) { \ + LOG_printf("[%s] (%04d) " format, LOG_TAG, __LINE__, ##__VA_ARGS__); \ + }; \ + } while (0) + + +#define TAU_LOGI(format,...) \ + do { \ + if (LOG_CURREN_LEVEL <= kLOG_LEVEL_INF) { \ + LOG_printf("[%s] (%04d) " format, LOG_TAG, __LINE__, ##__VA_ARGS__); \ + }; \ + } while (0) + +#define TAU_LOGE(format,...) \ + do { \ + if (LOG_CURREN_LEVEL <= kLOG_LEVEL_ERR) { \ + LOG_printf("error [%s] (%04d) " format, LOG_TAG, __LINE__, ##__VA_ARGS__); \ + }; \ + } while (0) +#endif +#endif +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +typedef enum +{ + kLOG_LEVEL_DBG = 0, + kLOG_LEVEL_INF, + kLOG_LEVEL_ERR, + kLOG_LEVEL_NONE /* ӡκβ */ +} log_level_t; + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +void LOG_printf(const char *fmt, ...); + +#endif diff --git a/src/common/tau_operations.h b/src/common/tau_operations.h new file mode 100644 index 0000000..35862b3 --- /dev/null +++ b/src/common/tau_operations.h @@ -0,0 +1,229 @@ +/******************************************************************************* +* +* +* File: tau_operations.h +* Description λֽڲضͷļ +* Version V0.1 +* Date 2020-09-07 +* Author lzy + *******************************************************************************/ +#ifndef __TAU_BYTEOPS_H +#define __TAU_BYTEOPS_H + +/** + * \name ͨλ + * @{ + */ + +/** \brief λ */ +#ifndef TAU_BITS_PER_LONG + #define TAU_BITS_PER_LONG 32 +#endif + +/** \brief ֽλ */ +#define TAU_BITS_PER_BYTE 8 + +/** @} */ + + +/******************************************************************************/ + +/** + * \name ͨλ + * @{ + */ + +/** \brief bitλ + * TAU_BIT(2) is 0x4 + */ +#define TAU_BIT(bit) (1u << (bit)) + +/** \brief ֵλ + * TAU_SBF(0xFF, 8) is 0xff00 + */ +#define TAU_SBF(value, field) ((value) << (field)) + +/** \brief bitλ + * TAU_BIT_SET(0, 8) is 0x100 + */ +#define TAU_BIT_SET(data, bit) ((data) |= TAU_BIT(bit)) + +/** \brief bit + * TAU_BIT_CLR(0xFF, 2) is 0xfb + */ +#define TAU_BIT_CLR(data, bit) ((data) &= ~TAU_BIT(bit)) + +/** \brief bitλ, mask ָλ + * TAU_BIT_SET_MASK(0xF0F0, 0xF00) is 0xfff0 + */ +#define TAU_BIT_SET_MASK(data, mask) ((data) |= (mask)) + +/** \brief bit, mask ָλ + * TAU_BIT_CLR_MASK(0xFFFF, 0xFF00) is 0xff + */ +#define TAU_BIT_CLR_MASK(data, mask) ((data) &= ~(mask)) + +/** \brief bitת + * TAU_BIT_TOGGLE(0xFFFF, 0) is 0xfffe + * TAU_BIT_TOGGLE(0x0000, 1) is 0x2 + */ +#define TAU_BIT_TOGGLE(data, bit) ((data) ^= TAU_BIT(bit)) + +/** \brief bit޸ + * TAU_BIT_MODIFY(0, 8, 1) is 0x100 + * TAU_BIT_MODIFY(0xFFFF, 1, 0) is 0xfffd + */ +#define TAU_BIT_MODIFY(data, bit, value) \ + ((value) ? TAU_BIT_SET(data, bit) : TAU_BIT_CLR(data, bit)) + +/** \brief bitǷλ + * TAU_BIT_ISSET(0xF0F1, 1) is 0 + * TAU_BIT_ISSET(0xF0F2, 1) is 2 + */ +#define TAU_BIT_ISSET(data, bit) ((data) & TAU_BIT(bit)) + +/** \brief ȡbitֵ + * TAU_BIT_GET(0xF0F1, 1) is 0 + * TAU_BIT_GET(0xF0F2, 1) is 1 + */ +#define TAU_BIT_GET(data, bit) (TAU_BIT_ISSET(data, bit) ? 1 : 0) + +/** \brief bitֵ + * TAU_BIT_CHECK(0xF5FF, 4) is 1 + */ +#define TAU_BIT_CHECK(data, bit) \ + (((data) & TAU_BIT(bit)) ? 1 : 0) + +/** \brief ȡ n bits ֵ + * TAU_BITS_MASK(2) is 0x3 + */ +#define TAU_BITS_MASK(n) (~((~0u) << (n))) + +/** \brief ȡλֵ + * TAU_BITS_GET(0xF5FF, 0x0F00, 8) is 0x5 + */ +#define TAU_BITS_GET(data, mask, pos) \ + (((data) & (mask)) >> (pos)) + +/** \brief ȡλֵ + * TAU_BITS_CHECK(0xF5FF, 0x0F00) is 1 + */ +#define TAU_BITS_CHECK(data, mask) \ + (((data) & (mask)) ? 1 : 0) + +/** \brief ޸λֵ + * TAU_BITS_MODIFY(0xF5FF, 0x0FF0, 0x8A0) is 0xF8AF +*/ +#define TAU_BITS_MODIFY(data, clear_mask, set_mask) \ + (data) = (((data) & (~(clear_mask))) | (set_mask)) + +/** \brief λֵ + * TAU_WRITE_REG32(0x05FF, 0xFFFA) is 0xFFFA +*/ +#define TAU_WRITE_REG32(data, value) ((data) = (value)) + +/** \brief λֵ + * TAU_READ_REG32(0x05FF) is 0x05FF +*/ +#define TAU_READ_REG32(data) (data) + + +/** @} */ + +/******************************************************************************/ + +/** + * \brief ȡ2-byteĸλbyte + * + * \par ʾ + * \code + * uint16_t a = 0x1234; + * uint16_t b; + * + * b = TAU_MSB(a); //b=0x12 + * \endcode + */ +#define TAU_MSB(x) (((x) >> 8) & 0xff) + +/** + * \brief ȡ2-byteĵλbyte + * + * \par ʾ + * \code + * uint16_t a = 0x1234; + * uint16_t b; + * + * b = TAU_LSB(a); //b=0x34 + * \endcode + */ +#define TAU_LSB(x) ((x) & 0xff) + +/** + * \brief ȡ2-wordĸλword + * + * \par ʾ + * \code + * uint32_t a = 0x12345678; + * uint32_t b; + * + * b = TAU_MSW(a); //b=0x1234 + * \endcode + */ +#define TAU_MSW(x) (((x) >> 16) & 0xffff) + +/** + * \brief ȡ2-wordĵλword + * + * \par ʾ + * \code + * uint32_t a = 0x12345678; + * uint32_t b; + * + * b = TAU_LSW(a); //b=0x5678 + * \endcode + */ +#define TAU_LSW(x) ((x) & 0xffff) + +/** + * \brief 32-bitĸλword͵λword + * + * \par ʾ + * \code + * uint32_t a = 0x12345678; + * uint32_t b; + * + * b = TAU_WORDSWAP(a); //b=0x56781234 + * \endcode + */ +#define TAU_WORDSWAP(x) (TAU_MSW(x) | (TAU_LSW(x) << 16)) + +/** + * \brief 32-bitֽ˳ + * + * \par ʾ + * \code + * uint32_t a = 0x12345678; + * uint32_t b; + * + * b = TAU_LONGSWAP(a); //b=0x78563412 + * \endcode + */ +#define TAU_LONGSWAP(x) ((TAU_LLSB(x) << 24) | \ + (TAU_LNLSB(x) << 16) | \ + (TAU_LNMSB(x) << 8) | \ + (TAU_LMSB(x))) + +#define TAU_LLSB(x) ((x) & 0xff) /**< \brief ȡ32bit1ֽ */ +#define TAU_LNLSB(x) (((x) >> 8) & 0xff) /**< \brief ȡ32bit2ֽ */ +#define TAU_LNMSB(x) (((x) >> 16) & 0xff) /**< \brief ȡ32bit3ֽ */ +#define TAU_LMSB(x) (((x) >> 24) & 0xff) /**< \brief ȡ32bit4ֽ */ +#define TAU_LNSB(x,n) (((x) >> ((n) * 8) ) & 0xff) /**< \brief ȡ32bitnֽ , 0 - 3*/ + +/** + * @} + */ + +#endif /* __TAU_BYTEOPS_H */ + +/* end of file */ + diff --git a/src/sdk/CVWL368/lib/CVWL368.lib b/src/sdk/CVWL368/lib/CVWL368.lib new file mode 100644 index 0000000000000000000000000000000000000000..713a2d3fcb71a5c1f7109197a27ba05731b839ae GIT binary patch literal 665220 zcmdqK3w&Hhbw56LAKI0ymnA=BTXycsvLinvuO8MT575KjNQs;T+j$X%)oOR;T}O}g zO0wm|Ar9o(7P_VZgFFqN(q?oa)7pL!jC3|_9rOd(9&WGB`N*=@c*1M zbMKuydv`56q3!Q?Kf1bm=6vVO%$b=pk2`lJa8)E7O}wpSi*CPy63Ktd|8>2kb8B-m zVTMZ>bHBt`>WTlp_pkaH`%k>Jhb!4za(`xsX@%}@onYFVyj?{#^p1L% z>$h=#_}k2t@BY+g=K5{i^A9uEh3;RUV6Fw;?q!4Qg7=m-=Kg>6e%}ytU&{S-jJf}B zyx;IM_kY6eX-csFEAG2f%(IaDi81E+&$wS6WS$G%um2wNyvf_E&$3Ipdv0akH*=5l zGw)k_7c};AQ6j&%B>M z#r*#b?qY3_{kOgcN?GxLr+aRm6)*Ju^bc9_#oXWfBrA5h&ppeE3*03|gUog>d6t#r z-r;a$YCIecH+O^+k+E=WDj81ChNIKzv2Zlp8t-ZicC>c@KfH7M&CTuXV&J>_0p7E7 zM>sk;K0Y}So;r}6jwU*p8crm7XLxLKVox|a9&=<)B_`9;j@)QE9+{3q%qL=F@f^R= z^kgc$KN*Wp=CES%_Rdq|HhINxjMs8V$rE^ESZi+ zLBCKA97BS5LOKeC0|?6BydqNZiRmO16v`bZeL>zOXX8*IBhwMbNKh0ngn^ozM_W@D ziXl|11Cjl4jG$xqX8OYM*<65gDVUy215v9$+T6iDr1q(`QbvFgN=7Coz^LYA0tyD>5=q6O z#!P~tiY50ug2qyg@kalX`{U^Y>7+vz+qmKMo)JgUDX^SLY=e_iRyC31F9X66(4nK4 z{i!{FLNp$CPqD+HtdL1*z+>CzYIpK0_oL9BFTDk2=(;LO4;G zxDc#1&_Hv$NKSh|zuZKa22paK4o@FU@tS42re?;*!q6It>>zh6tBPQ9BFUsQ3pP13 z4Hn6AOvm?-*Km~Q9w9MfBPnQw@rNzK=nzXM_a~uWGc}!#PwbgaSi+EN)>u;#57ILE zP7K4^nmng;qWGz3Vmvtwnn@@3>=8|>>1k>#et?@6O%1b=vPdkafyaIMmu8B zc#D&Hyf9j1CBeN$u5u0is)ZXJ!ajCQm*l++7?rPM)x!Rkz6G{6B;XOH((7)vnJ zv5|w&uujZy6UNb|1?A+#_&q_Q$Br0x9LOaKQ|X z&ZMDgV`qIvSSyK1r4)ML$w^+OCDz#F0qmPQaHc1xAzO2KW+4$$z#JucHI0mojX>9$ zv@DpYeL4PMSRjg&R6v_Z$vHMNeGm;ok`I+o4sw-LqmwNn=#YxcO!0DI_<|x7Rs>O} zTMe5Wqto^Xk)wl59Cayb!O#glok&|1otvhqRMIkJZLRUGtzFH{xy7gX!e~*9NT4W1 zX{tS>NA4`?NjS*%&2lp9v*l#j3GPOABFBtjO%Z%-X3b3CZdCtsBIRHyjk?v$4IKJ5 ztYOF2j`oq3RwrYBK`^KYTDeqmiccJf;dtJ`KLtxB!oiSRaiTGyVMM}_5tsxpRnB8= zM_5BoOUB5|6gO^`lag0l67;!n;I7E$qj|+~bZllS0o}||UR5l?m~%W6>~>W` z-Ikr)iL%r*+Lj3CdN1?I^ztE@<&2J`EtuRHnHhy9Qc0Bwz&6SWAX(^0Diz*!kLQ0?%) z*#|UOycmL2o0?7vn=V*lX32pwIu?NfnVLKR{hrw50ig&U7Ux-J$L`9NBO|ra7w`ND$JFq=8=?hW+~z&c{({x{pQhFY&6~(cQT~~ zfuam?F;bD|4yax%OEY}*${kHrauQRQj;CN!lxl-;GzWhYZHyxfCzzQrQ^Ut;GcX*5 z8WE4ggB`KaHisHf2q)44Jz;5b7DaLryT}wp3Prf>8Jiptv!UcHseouRu|&ZHSUd?G zd84yzi8DC1FsLDc5s?GlWT6K`3%p}_AO_RY;nvpR=+@Sl!#sEal+XZ5kP?EVnGPiG zgc<|YmXF!d!7TMqf~}q%a+KU9Co^w3WzWWm$uuv+(1VV2wYIi7j^%>TT;;<-BKAN% zmul@a;E}J9rOUuFh)nhqcamxsPm#_rrBAll>L!(EEJg;n>Kr( z)Gs|awHrMeHC2kLNVp-JNi3yvC2`D7jpSx^Y9vPyKPqU7GsefV>LX?o(;VcQOz)Y2 zMrJe~?T9yzIO(wv4zx(Ykr3*3f`x$Ku)Kir-!rAMEtbULlLMq&*@Ns%Q{q-oHr7-+ znj?&d1HGr2vA84?6&jfULpFA&VY*GB$W!BhZlkF^FkKk4f-xv1F#qXrSs^g28bp_E`4iv>~fCKPxhlg1mxP2R2!e7_`4mjya+uiIFhA zf6YY$BNv?-X?B37MxfrQ!SQ-yi&hM$NM>ep1s$1ODbA%0ivuieNJ4v-8yka>6AG0%dl5;` zjyOml*BtMBWSx_ESm*$A&rn#c9xP@zbsEB3M}onQ=!nCRq>F5jBMM9lnpET^)B9kc zjH@it6mfK;85wJq*9Z*DuxSNJE_lROlrTLMiB3b8-IPGxBeGJK6SRERiVj1j=s=rf z5*8HDLW?MuZF&bAZ|6W%;AKX7CN<4%5Jt$3F#Xz{3wflOa3eBkSwuAKN#UkwJOavq zseGLHx1wNEkdt!9TX5DImZ%uPK!t?&f4Sj*zQ{I|8>; z-uJ=E2BdI`4`znp-7d(Y0I3y3rHWo4cf|g@C<;8E$eG^ILxm?@qe~1X-9!l?X~tS0 z;=wE8G4D0 z9};P%U|%GbmQ%0~7pw4Sk+^+I3aPJ2@1RvCycdZA}rD*noO`X$c1!^VGdCc zr$`LKkIjsaALIbTX$Qo@kOd$Qykve}qZA{umMCY>fc zX-G`016UF87w^p4)5zUyFS1+77NQ5TTj37qkhQi4J00deE&zoxj$*ip1Yty>P^0&4 z1R~`NvPtp0s>e+~Jf^a%QCDG9A(=~zHF+}GISyE6jOh`2X+?gFsx3OCyds999i5T3 zwo&Id`Di(uagcP!nSX3bdTtC~zjOPp?Yr$$$H>}#>+XT@!1cR>`B}~RSuOclt@&AP z`B_`@v)c2sI_xY{NvL*d`GU<|dVz1co1+DDae>W*lj2QGE(>c+&f)`8ICAmrpxt4T zH_Id%5jgD`v}4ezIoGKr*QwR+%uWLL3Pf~u{9JFmGigR%x9kIj=U<1l3Y>c{eA z*2{J>Ob9U-XEe73J0kIz({S;^=t6aLpruc#XhH?e)Vs)u^fS7*GreWWAkP)08ZzCbo9 zrc%T<=$uV3gIOp~fXzqrHq~O!hTe-Bn&7<-Ctb_yOe}N(UGqgEN^lN(mR^yXYUU*z z`oj_4O9op23q&GYqs?6odcH6k6b)lOT0ERE7WRe{4sQDmHwT#IBv3QqF<75;*W{G3 zC=uQzL}6ATK0R&pd!-~`AqF-TI>lL9)(o*i?G^y=$%kCPj1ddPKW33bxKt6O<GM=2Awd%v?KAisGiIGVu~iRz1UgG(h?yiAwf_-b-o%@9s;8=pD=-&~-Q z_wzN`W&lFPvh_9eIk zCp8*Fds}We^%!8H9P1e^0fH|6Xmfj8YlqXKhJrw&*xoX*bGt*iCFzn?=D|6ee9psS z16|`VF2mrZjxSQ;rAcv-7V21uK?yLvf)}uS5vo~bg)M@111Gd0&9Tw;;Hcw5tP4Oz znZdCrECRp<osRqQ?K$(d9R3!?5M4|)?~slVcb+YYD+ zkP1f@R0by&s>sYPUhepEoM^Z!7>TyD#hi?5L7*t0y9ah`->D1_usTuZd4@)x(fNN+VbVIlg zrnb2ha2YUi#ej$y_R+$1#c>y3WoEk0?u6k=FD(ik1Ppgu4s z=2{~{8XUe>02Z^_JwP%bC(WdD<}JAF$R2TOy08|JP}`bVbfIb})+1Qey^Y!k9M4op;Q4oB8j4igHLTz+!+f|=uPgk)4a z-ucIsYcM2?j&!uQwm8g_6hH}ccgwbGa$92(OU;oO-;r@ZSIKT6IW`Fkd&VR1ZMunY zHbMx-X2l!;aR+NQ)u0vo0*Rt8U2qTspL>V*(=aL;9%+rnBCV|sU$rdI2PA)wkcKa3 z<3Qo}%kkNGbOv6cPSey4#CdWQ28I*x@hM+S<2XGJ#u?V2;P$p3%}$6E~BB-X`>Zphr%#EOsvKH$X*%FSy5aDF{lc z=zH6AzzYT{0Xh@dGAhZj_$0#oh~12u1u#F)b_yFqfIdmy5Ga?^{2KyAHnFB1S*SXP z@Awq~h;sVK-T_uf2`HwZ5)e>O2?QvhghC&tE0Gl?g4UGa5R&Gp2K%=4*{#wZC@;}F zAznCt%1{XsjZ;;Vu!>4?MSa^G({ZT9`0ZW-T2@?*VR@kHbpaM_7Gc=m<`!y&j7>kn zEzQB!_R&#?b(E|fpwe`7TsepzF^wHIR&j@t_Lh}wp5}N)S43(Et8`Zn2(ObAUMLu zJW@O%eXyQejQS;aSmh1Lx5YjI(~R_)i9;!ZEQDrlq-|tmYtZS>lQ`IR+jJ)Ja0d!Uq4ecsd~(`S8~HN79hD-8t-@Fe zS6twbMUESC%$@_P7-UczGC3B3PNk(}aE~Jcg-~^s#KU$RQQRy;EM$@8Q>8#Jy!S47 zvI;$YJtA?`_|S(lwEqE>6td=Hwp1$!9JeRLvL>D+1W+tfV(MKa72QdwQOV5k80sLs-y_gAb;h**KA4)34+;*Aj^EXb&H#Wm2U!IQX4{T<;8b@u|HM z3EDe@X0X-haSkkaw=wWTE_~hbjFq`I zSIk(m1>CK)fTs22lMmE)fJwT}_O@W$acZ{^4lF0ei3{QHaYqiOB4Q?6b~fJh$!?$k z>FtS)gDr_{pH!xlvoee9ms!zm9BU62HO9Q3ZdyFqmr)=UH!zR57%V64)=n&H7$%2y zVNtozoi}%2fsP2@W9331X*4NE4|aJ8!=6?!;fWhPprw z4R5FT$OGnI`DzK7%iqLFB5{f1D7=ldoYW|bUKX!E(AVMhl7wQZw`m_8pyM?fH^$2* zjMo*|`pTa1mfa?#=qpQMDK!B{m(YudwYQG8w6-~YiOXw(GY)D3Rk`gul+HJ1Blkjc z0#YkUu1ZIf+;TT+GlgK2s*1pEtIXxHI8i_fCrLPKKw~r62}Vn_92$D^IOMgn@P&q@ zNFf9|Uhq9kdfe(;$PCCPK7dywP0rw!bmF6KGXEQWK>*{Vp!CfYmI%YW*>ul4QtMF% ztXPw7zR~Gb7mp0pq|}|bd2%Sows1mo}RW4NK3(Q1=B z^>D>IRLfx!-UH#7+YFpwGmz(0TyfVmBUemMIB?=~C0I1m#=8WQpNhcitz4LsezVga~g!)u$W^7pPHP3F`*@w+^vrv%qXLKPV6j4 zzOdJn%#kgYSU&ShU-QWm=;XmHx3(fHSeRjEBrvh%4U` z*q`Gj&kTUvQGdMI$aPl&7kx%+qQ>$8ABy5@J)1t$uw@i&h-q`BHG@vEu^3X8W5S4G zb~w#2$$7s+vMh!wD5rl)!i=6DaD~w^Tf(ihmMI+r1LD;(pv$g=3 zYBYQ{EWTJ{Iqh1W&k*2!m3@{n&o>E%v+^R{a8}-<8_vpWbi-Ns2ElMvzCSRWm2VFW zXXU$t(BQ7V-8%>EiOKz58diEMYXoxFe&^0&@5t#|JI?TuqdMqyTDzIM1}t}PpC0ue4!b30Ag_*fo6H{Y+M+3tV8_1c~7TOdY)nRk*Bxf^~&G6=ZhQG^#G}1e*9a9eD zxwF1s=zU<*=-s`{L_pu5VsMz6|@2@?~DsOFw4AdU&ed8szxh%`pGJT--{meVx zT=R~hud%=AUewoJd#v~Mmo`N-J)5dbB;a}Od8V^&&ju~a^wc$s++73xzyXROukz%g zLH!=Bp)#w7z8pB#dH(g^oY!=Hh6VJH-ucB5E$Y^f9neF^Ix9g|<@3kD+qsjEobZGy zLQ6y1al{|Hr{#LB;p(ir;mWL@(2ky3)xBn54Ra$8Z&ueDGJg9)!wJ{X?g9u;=&~Jb zZC$7<)Ih#Iwd6Cso-C_NR&)B6X%}SLF$FV)h-b33uiG?=HJdL zQ7`oa_w`J{IuI-=Er^ zDoUNI9jHA5WyOCY^?d52Csf;itar&7o|Z~Vix%>;vaCPJ8a&zF1ly=V3CLW7ae&eR zp{Jg&>~|&ZTUyeqWwkms&+6F5>a4e}bkMafn%so0Yr%Cb+vGm8bIrG&VHM$iFuIGx^Z+EH63WLC zTlvsQs}BElb_Z+lp3&wpmVQc+jM6BFc;1OrKzV)Rq!wcJ@9J0F_3P(P*IhSwtXG5I-uVIg<*H}%T7AX6zAekoTziOZ^qrX_zI(p+ z+DtEd#Z|vCR5FiluKJ?+tFN2ub-&Voh&A}KuKHumr|)GA8?&wkS9Tpp`PEq{hnc-0 zf1r)m-nqkGt-`%Qd*$nEuw>(}7x7o1vH!h^iu#XfAMN{qR^9jB;rArgYLE3j;wtHT z&+z2~JtJ-i^-p@;XBef_H-CC#bM}1Q<1K-w)`>jA)N`&TY=I`~xEA2HKntuS-&$am zcyimI1-Na{0%hdhJj->f>2H7~K)HW&mi^v?*RU;#+gRnh!tCphUCI1^wuNP&j@{3? zyFI#FX?GbFR9!B`+y%E>!jZTRYh$qtya8okGn9cfqIRw%8{rEz^!Fq>sWf;)sKa&F zyF-zCwYng={o^y=hx$r&4K(k{dZApr@qAZ^$9rAq*w#N77r(94se&6TwLHnzb zZodC--XOJAJ0WEOk+Rj<8+JqviMHdo5%;B8Yz0T5U0oSkAzGf|Iu_tKM6rfz7NoKs%&=`2I;7PcDpRw z5OQ&wTesM3S21mx{@~e$kVd?7+)^?I_Uzorhrpf>+Uz-$k9BN43ltsk9*HEb^?N?> zh~IrAaIa^>qO5m=H|vAD2sG#etFGzVyj$1SUmnssx@NTvo->g{Y=d@23wVz}o07p? z*h;xR40>C0Mq8&tE4=cIen@L5f_hy7u`bVg8cMU3^PW0aU?X8m=3RAK;BxxynO|Aw z4%E|c%rEyDcOXDi(H#4rE2DjA^^WMFF3^PcF-&P)f(3T2;d&X7em8{Nk9mY{ss=d! zIi1~xWmc9=Vi30AM;z|Ev|ka*C4csz8C7L=$*VdI~*yY~i7&rZ1UxS-!R|V+Ke>npL=3OOeK~H#(J`5I-tshPl@n7rw z#}9+17G+E4b;Av~i2L~~Y~9bGgq3Bk3?=(V5`hGUfLbm(;BX4x}p3~O1^T1dFZDu?0rE)nNR2){_2ii!c#F;) zYxYAe@u78r-unw9u4u^&_4RpwA4(jy^_5WCmW$F>o#i%`w>-S>%3CQO6O0G8q8@7T zjo68{9r`B~&;I6Q>2Vk2iTm!w8%nZO8~oY8hN5iU22Xb7hPrI+20gob9;`y0Yg6$n z8?N2(R3qgE(|_|h|K~g>YOY~=(Y)&k{hO{wzs&xqdn1fu=6ZkiYITTxXl;K9m9MsW zuof9s5BYxgVgLQ1?%D@KbmYaQuWlH;9ky!1=w}1D0+8oRHMOd2t%-O&4 zMBJn0X421;h%(+jo=`#>qw5Z6cQq&HMbIT@h;FFf;;d)<^;cmK9w>Qz%a zg|cuARUTR%S_b)cxtXVRSyulew(qto@^u`_ZUy~1cpGm4Ujvs#p5p7rxGhrLa>dGGXf(>_(6frs*zl9MXje{Kfx1^U6NJ+Vwl42O66;VuCz#fu_7qlU@P!@;xp7KN99?^Bz9g%zW zd)Fo~TzBXg^xtrt_XDB9+UHr|4U8R>xzx!eq17QwQ^lD|5wDW0?|QC*jiG?4ixiDx zC`8c1dD1!8S@GOq3ds{H6X+rs(Q0!TdQ0d^(oJ1x6Ft$5Ws2ucnLZW~4t==t`q1ij z`uZ4*hHHBI*jyhwRpYNYTvK}VzEsuGo>cWwEma1#{QSuyCzgqE^kOqkm6@u!vQWj5 z;7SbJ9<#C|)s63?UFiu{_Hm=HQ8*8(!jjpU4pVWuuHjGPTP1RsM zP@AGhDMsy8FlNx!orQ5HKK}up-#^O{9L)rdhYa;gDf`d|qOz|A4C%a&~(bZYb|Ava>9}?FL#H*^fW8*s8T)%NIeom1dn=1pa*#F8|NdOEN4u*p|?^ zQuWJhe%(SVws@Odz}h4{JS6I|`2;~8Fha!RM;K6PWw zYe2_U4fF}u?dxK9=(vK9#^WVS12vuc{txNd0>6jh4n8{_imh2U8>{_9FZE_Wn79*u5d+M)8QGUj7G&FAvD{T{#9U*z}s{r+NqiGPu=)L)LB zUh9Geg1r?o8kBgr9OJ>mud#w>Y53h!edvDA1MUZ1@5ebtdwL4VSt7|nO`)8Nl~F6n z7zEY#RNr;K_W{p??uSqkR>XzJhxdcIz)q5NwbrXuUAj!&h4Hh=9J}Qb zWa>PM^#6K_=RNnkAAs~i91|tg_grio<$S=h)KmTL3+990EStGyvJPYv(t9DlShfoJ zwdw>9SC0Fw3ygaq8IQgNGMe538U1g8j7yD&T)(fPcr2`b7s}UVAm?K8Rj${&DGpM- zxky=9rj6^{@B{1&)Rg;+AMiiud#LFB-XW-iU;fHhzeet?xZDjD=wjk3mqDH6U%37h zDubIZQHE^4o*)^svi(ZE^Ac>0oVJZ`LA<_8GNiohsZP7D;SswSoy%o(mSirhjH-H< zbvEJ=vo)8fGg&079$6;u2NqL9$$+(__A8)1)EtkoaBn#TY2ej*|*_Xe< z!{~!gq+$8Z#Pk(<&(0k>lJF@~THo3fY}ff}Oub!i7@0|q#q^G?!43NE$;q)RbQmDP z()l~}+uLHTTjQ}inBmaaD87)=8yhDkae+K6!-NG-Q~0IR3~WF#3SVTzI1@geiPNg7 zaac+XD^B2R{qd2>u_@rfkupHer0DzYtGl{dn>W+H_V%_GU`JCkSNFjtI`P@Y9YLUB zWy;mNVDb0Op&NmM<+rd>gJb9>Vg>RE%ZaK9O1qhKz43--0Ob}Jy>XzaX^8*9$8bXKLU1id5IB*quYk3D~$4bf`#?SVLIw>|r1`Jvow`7{U;t(194pBG}L6g2=)ESlNVt zp`E+84~6?~zGbkry%QYzt{A#$3ckl0>btoISJVylq*B{pnq+8j5>_q_K_(5|2;YKC z4MEi&>f5nvVAs&rrmaoQ;x|;F_|Slv&`XxKExtb)jZ+{HP~VQAC3IUD_IBvodBfm9 zuigm6O*aqh8o1&5@XgzI;`8dQEs&0FVMtdPp4>P57}#|qtnNk@{Osu++#cSxs}Cq6 z>9(BB)w){UqlP`To_lZzWL_Gx(=LT}vl!ran|Qav_YmI_=~4Jz;#(shufi`PKK91> zRiyBJ#K%^XUp|HJSLkBG&l+%6tnf>S|AfgeQTU69ubccu3cr;2*h=!NRN|#{9v1O z_$BO&jlW3YFJgac%qxr=) zzy&X}t8Mtj3VtzLD)87QxY%O$dX=o7Dg|G~{vG%zAKL&Iv=6V^@YM>wn*E)?W1HZD z_TdXQ{1OGfgnd!qbtu{{wuBwC;g>4-rR-iCf0@Ex#^N^qa)rN~g>3v9grtoh>)7XQ{Iv>yEqltwuUGi>>^(OAI)%TE z-4A?>Z<^w}j)iUb^$LDHyV}OTT;X5NR@(Rt3crE5Z2S!he*^oc3W$if+-#%5-^jjb z<8M;0neDgn8x?*d+b8&6hB&yPeX`r@CN?bbHQ?_OH1?s~Y>R^5!gdJ0 zpZGzAA7obvKIVZ2?|fT;#1?l`LkXuVUBQ=&M=KM!$_Mv(ay7|GUhH4aT>d{lG@|u+uiWmwn1c_pwK9 z^fq>vjo!|NZFGo*Z1gp3vyJX&@Y>zHG&aEAkY2NE>{|BsHu^gDWg9)n{=`P_U>O^I zJ=<@iZ(u_<`bO4kqu;?AZ1hf6ZliaxU&5PcG3^taIeZlc}nIq1J2jorK|mxs*>I!Lsa-7RPw z6Ia0k?h!#hO07qLGRG)BA1Rmy%(&^TtT za+R^TpwaAAxysq~g1(jL3ic6bFERc&hO2TdW%miXj%XOK2^#H7m1{Zc7xcG@u3>9! z{#P)~=6@x7RkTMVgkQxzBk0XU*RmsmM*CFdTFu4J2{Z3?|np%*Lkzr!~o#)bO*2ZjD? zh5mvNvO@orXq|oP#z~PDEe_f$Js?hIM=n;kPQD|xUisVbd!zT^Q z-hYDmC}<8@$yyv4!1(g>eAQ^lLB2w>WWC0)T`yUuu{L~Orm;?ZuECxzJb{0`;NL9x z?-cyK_?*_*UHH6HW4|Mw$M6aMK88<_`$>F)+!Oc&xi1L*R|WsC1^-)u58V+~a!6y? z9+zy@V1x_L4iVp5aRdeQsEBV!W7tn9flS#Zo`d4KTRexva~PlR*4UV!r}4Q_#Q!}S zd%vKuUn1*?;?p4Xbh*Y-h#S`6BPxzVy_Q^!BNuqKYAl4$7NNIyVvihX&_b$sFo3|41Pww|Hwi4-kIltsEgAZGPevq*% z@Co|s#^)o9#|sJ@=?Bt#Bf4+U81^eMd`kazjeQ5*+cfqXJ|Ucc!Dmoozr^Pjjs0(Y zg1$Xa@bHQKHheA-Pw+x?y?AaGPY_A&SK;$dAwKv7N766o3H!gOrxtu(De@J-6wi+^ zHjM6lFrSLg9*s@o^KBY~q|!4Zo^$vFImg8FPw?3*${&=Y=YYoaeh!~s68gJN=nv{e zC*p6^ST82Q)T^&q<9z7P1oX{3(1UGEZSs?Oiw0%RvwDL^*9p*NXCdhsM5%G(2BJ{uiOmLK^aw!iD@SLK^C4DL&VO-th^A zuK}Kz-#XHu-;MYL{Zjn}{a%GM=oiDq@~|79H)|{gPa|C=?-lXBo!eJ*hh(#o`-FXa z7f&C$Q@Btc)*%0W3s3ItqJ4O~(95hw`oeM-6yf>NAH<^)pODX_zdC^fn)DVB?TRk! zz-nO!fIo=-0DrUa|1Nw2eiWa8--}PctKsPA4*p0#Ag3K^@b@-+g1=sTf?Cm}Y%m>%+ z3HomY{X2rr3i_a+&j>mx=x+)7SwX)f==Tfy+k*bIp#P_!pBD6Y1RWLh-wHY+=$8eZ z5%ep9enQaS74)2-UlsJEpuZ>R6N3IbLGKat-wS$N(Em%&9}@Jupl1aAeL+tN`UisE zC+L3=G&Dk#A3qc{R1%_pBZRM7t@XsE0t|DOc? zn4o_u=sN}d&w~CVK|^Cm`Txg){+Xbk6ZAPjLuDuVKNs}71^p{Q|0@)tCRpUu6q$w{ zwnpImttr+7n{B}%T<}a7zhJ#&6WdnR(E7Dn?!wp2OiBZ`>u#+*cb9*eV1Io4ai1M@=2DeXZW1Iy*&5K81 z2Ts04XC4u-MwvG6q#gd8<_so z0>Nz&ZO3XkOGFqfy`{C?aONOvwww<)5svV3&G*30gA==W((afku&uD>n@<=&rPVp^(KKvLkIS$p^Z1U!o}X|Qfl;zx={q$8xFi|O0&9W= z^?2<(8wP^BX`aT`rERdDhQ6fQUm&f1LIWKovnY@$lOh=qop_5)Y9 z{WclO{^x}@7N;G`odh{;UGBWodCF;1^a6XR<1X!((dw@2hP%@)?GD?Y7uX`+X-9e3 zvs~SHJ_dW*J8XDQg)onFVGV5u4@g_s7C1ct$^jj|;B?MH&WQ~9&vn4s$v18?>89?E4d~D|hQG!j6*i<>3SCsdJqnz`Q=v%SrbYx;`G@iDfo>br*CM9Q; zjmgEPo>S(Lm8dnt5i3OQ>6YM%JCB&TBBApho{2qp=kqp=zP%EzrFcm^9tr9!CC_1@ zPG^fcokNO6)z)#7VnbC(^wx4uQdP7oA`71%IUd-`H}#e`*^Z|7%;0Iyyvc#KhRTfT z$}Nbat8plyg{6aEFy^KcHfyS9aLe%u{lZCV=<;&x(ZYUY6h5EIl@v8Mcc)13&GWIm zpoZzh5PtAg?hfb+JEeD2J=_qS(y6dKmr?K7i8Xgc@1R4_jWUFX(!nVo z@vhcjN4v3IJ#0^YG4SSg=nCfv6lP+=IT37bZH54xSuLIUSzGh7TJo}*yYjQz^Rrs> zvx0e9!H)baEC4(8QHS6*dw<<&)3UR8AF)kJ4rMRexXLuXz!bmY}SM_wg#&)j@M!9pqKPRycXjn9JG&Ck%#Zd?~t%4rBK{#=!{Yynypy-f{9b zcTArHbC?&%H&V})MiahH&N$iY;0`UGIVXu@)O-+YlGhnwo8WbZP&Wbl`T5v12*|@! zCUu=r(u8gvfPFI88Dw=U;IFw&%Lew0zjoe|2ciW5kh zsLf>?leA78+XQVcz&1IX%cgN04zwIf4)L&L<>O%|Dj$z`V)AjFiz)`_;KOkOHa96b zeRyYxed5&#qfWZ!VnnCkHsP9!%AIU=z}P2R9RPfiHJ2exusSj2$<@N z_WF14+I?N$b=x@E0c8JR{SCWr?CINHzrDAovwr9HcXZanA*s7M>$msx4(xAn$YqR@ zIsf`wkC81h7rmVVOnEy_4}&1wa)WN%0%HjGW)NFq(4H8yDMrqAEKyb;1Cfz2n#`_` zvHEG&122;q4P=X|c9gTjE--)o3d;R}XOA9&eG)UtF@Nw5+_Ma&cAl zlBLU**Q{8%s&@67%k)6q+WK|tFK^heant6;rY*r1*4NS$?1IHUE44LV`1%9BO>n_d zn>C&l@Dn=1O!L8yDh)myAy&Bt&jnroA1s(aFs_@x3*Q@i=okNI{QhGFhwB~;9wLq3 z4=Xra7jY{B#AVUUgdCuP;)jLnF?S7_kx1M@9t_1VG{011vd*g zCq3gjdpX==fVU*;UYG6jdnSmQEq4=K2-;Cr`i1_+);{9+33FyPV>&X9Mtg8L=l zobm&fblTF}Q00unvIbDIT^Ir!sM@@YaK8;MGHwiTX!DKBNXK7*gN!?#2lu-Q?uUTG zM$Nd4aHHTL%R2`+-2lPU2p98Q##O?1kxsZM*c~jFP)+Cx0`AM=H$Dt`H;ZU zui!Ae8wJjgHw!qq+#B+)1RP|Qc^w8ERCR{wgJt6sE@Hccydt3h{Qh$#xEq(Dm&?Hc z!#A#v18$o^z|-KVxPM$Au4#!qz4_$r2i!u!{Vd=H7ZAT9_#Sun0&wqKAnsFulkIN4 zbo>Tz3rR=sGJCntC-2=0#C;ZU3kml(3&iyF?JIlz08A zg~jg!3&eeAfw+~>xmu837Kr=E0&zcHAa3L8g~e|Ia0|(gPcIPnn+1m33uDiP=g0p~FYcpATT1vdw{ z*9<1$jQUmsIHN5_F^AW|4YufW@cWl=qZjBBvR}e@s2HB+^)~K~?LM#why8_@6kH|X zj)6PkASe^}X$5xza1RR{&JAF=DDQ}Z>wG(RM|sFMa7hK%4LBY6h{JdrIQ-69PRB6d z`UMXAZ3b?+f;$d4)C0;}B;kGr9%OmXN%6yeks z{3zVeRWNb4D!9sRR=I*|V&b+axFFz+@&Zk)i7Qrc-I6?L>P+1Kf=Vfut6{)(0w3cC zO_PcHjDnj39L5WA&_tNH_bIp&fW!KOI55>FF0SC71Duf#Fs&x;Z3^zR6z*jbu2#X# zOY(FH_Y25#Ilbp3c>xLc*9y+R9nOpcKBl8i!r|PFEH4GP;{vxkI;Q9e)*o}1(u1mpX0B7XKdI?vp;En^%&@+y8JaA+F{1k3E9nS#{-7$U*a2q(R zgEHV z9hY#|6~H|w;jn+4uYR1Ca61a%UY2mz7r?zH;ch5^dqcwASODh-r5WY#9R+YT5^iS! zT!Vz$RRGs1;dU3m^-H*$3gB*)a5opgB_!M}1#q(x?$!dhhb7!?1#oi`?wtj2$0gkD z1#r(vxS;~L(-Q8E0=SnY+`9_kUXyUxmgXz>Z%DXd35R`4H{8bMhsr4Lodw+ty08x~ z5tu^q==PL}-@>;7!&np1F}JNYD>+g%p= z_})FU^Rr7b4M{xt(iM2I51&gjKS|UcSxRT6R%iI>*sC(tbRKk7W=kR%>Y{TzXZxU2 zbcS7iY6bZYB@!z$T4+VaI{(xsPN!X-smWB4|7CQ3E8_7!wQ6x@*<592#nI&ynlE&3 z;6-mG{pMku2l{lc`z5BI>RSz`tS*KVu&>E3nR7L4%W8T>hM$_dl4NfjK$##zKjp0@ z7jI_OoF}vNXbnl^Cs})mBcubqJo9IJ^+3^a^xLqvB=cHwQRY~pC^Mh%W#;$#GkUT( zv!uV|=zYEZmlwf*@5@#F5B0jf_r=Qh_ZIyf#_O503}RBA`R>`$!Dcwswfyl4I$w54 zT``V-05l{v8&k&82_S$tN4e!7Dd z8EuOVR`xkNo-Y z&xi30^~!m_1zc+1YQw z3B=`(Rn~Yjf4RBz6$a;ZuMK_S+AloyrDNz5bD|nb$o2Ec1u1LY`#y8+b5DI>_1EZB z+4J>fbKeYlGoHC)y(iCDF=Clh1A2(Zj;H4MaB6m#V$0Jg$Fn7Xlq=Mt_hRYKvU$j% zn$r#1E9dpb;PJ>jYl!@8WGv#HJ3ivlQ<3Az`&f4kKT*4T&56kB?|VVJtO2wg0Br|u zXx5IPJ|`24=XjaS)o2lEJVkXhAI49Z69qB8%+C`i5-rJ|nyR@!~T4 z^VeucU#Q&)Irfeko_D1VxfWe;uDKxBJ_~tP`dC$s3&O%2^FWTdvY1Po&i>`*qE{-8 zYPx^l`TEki?}}Xc%9+%`MH$x6n&qVz&TOW7%X5LJ+^7qj@`*E)IfXf6m7@~!%gYh76#~G7g0wVoyH7j*AMCttK#fnfFm_s zPkH+Fm>#m7^UPAcK}bt2ob23s#t$I|vn)_eCqlEpO7UDJo=fTJ)lYdaq{>0IP6r?U z?79>SEF+$#A13P?Pu15I4NY2YFK6nn6jy&MdEarq+^{+j#!A7ju2)O>OI08n4_yY&}Y zw{N&l%ldV+JjFGd-c7ON_y_!d%Dl&^Y(HA`L8kkket6pZv`(_UPp_fpnnA6u$k1S& zPyFJ(;MDQ@hR|^LDc|z!`G9A0ZFabJwy%55+R)v7+7Z_g_Ys!yG%m@O&F!u2?c2Gg zY;HrSr;q!M)p|G2zdBy)ZT#M=6_AJJbKPrxa5lZ>r&w0;DrMc6r>T<MwHYha9W^1%}o z{p?^eI-Fe#iS+m1?l%Fo|g&HdRu;W>S2W)wnDETsu`(_Ql&hlTH zs3or%<$%(vi5jVi8mR?%jno3XMpiywc~T4c$ZzHI=TCkS`Z}wjuTv2^AJCe4+B{9( z?2;yTw!TTr7Bw}VVQV)+&$NU5u(e%ah5D!;R&@jK!*&<_`rG{1Dfp#*s%)N9YgZS| zKjr&+xfVLp-F#E5_J_|r(fg~HKH2-Tmo|p9r>~{Dx*bY1&nGX~l_Jt8oO-YOQ<@GX z0dKe}o`u{Xy=!%@fSc#b=lq}ZoT#~m+q2S8AS7EmZreCd3z_*(wojtD&Mdx46TUiB z5|aF=GJs|$A2^|9pdNp~^9LU2b!gBl<)z1af?@gqa~^ExvQSU|Vd_bGLjFw2Tv^C> zB)AgGQ&FgRt|G(|_`4-^WypJ^h}yxr&?d5p=*}|D{in#c`v{IQJeks?Rdd~v|8CPi zSd|?AMWG;LXSDUcC;d< zcd(mk{&+>jeDTpfR-E`!&24?!+JP0f`(CW6e*AY+OCG;2we;~tsqWf`djI)*J8K`^ z{-f`e@f>HVlZ!$c*v0Z|D+b(~O0%9#mDwe!8&iYR-<)};e^a*>DxrK%J-;-yJGEmP zHDLdZC4+(SfD7{Njgy{Gp#NC!k~7#EF3w)ILkozSBA&I^r+`zGb%~nu2DC13Jiji~ zy|v-4WjC+}_Zcm~ORnBFd`N33&Fc4HyQqPM;qI2t2I%L%ekKU=EMJE2f8sR~;)GG- zWv~oNw~tD8~nMl9%yO6Ch>Yj|GkuAw}_vxVJHJ+oj>_rus>@;t|Qf(YqD!M zFUxv2FUc<5T$SChS<7~9UUg=(Q6GK3{-55t!+tFT|9yumz(%gyG!K1+hN>*4$JO9H zGd0^XtA|`P%J4ysw9K-#2K}qEZ0$<0jhy?lvn;^sKEdW{f8g14Hz$ii6`@7PwG7j%n-*u+HdSQ3O=a1oO^dP{zy@_StvLhzhe2))yCHR3<{9*Q zTz9!PE`FKmcZR(4+R@V4;?>%bT4+Twy|2HT2=&dnX3O?C6&+k)AQq-OWPyX%+ zZ%ESvgJ7F7F0f{<4CV#KuSA5Uizf?sj)3(!;ydC$QhcQ32s?s3lto|zp_M&?J{n-W zyBPA?h&z8mEduv)(|r-NVVb}g&!3*v0#KePO^2YqmO)PqQl9Eb-Iw}eO54}7uj2ae z&jv%<Xy8Q{ z3wyIhyja7(XT4~bAaA-sOzI@7$CPTIRj$#xkWW|<&?wdELnq5HFkMxO$5t)=j^>}I^DAWRVLRL`unrcnu5iG|ADnD|74Y) zN-Qt=RfAVRep;h?%_tM~r8`O>uiT_(5B%b7m=}I=-PeVRL|#&!v-!7k8~rfY*93)- z6tZ~9=Kr<2(g3$&cCH`$nv_Q$hCG7#ra;+o)Yl&+dC6ItIo(+FifrW<&7W>unf*}X zW!YF`ebyN5kglngpW9oJIgu#KoJ*8v`t`$iu!fp!Fc}M0W|l#VfjF*#vuAmG#NFlv z#d)us4JIoyWk)OKDj$QnqN9)0bk{7)%p^aP{Pf;s)V4pBKuMm=l>>Z6lF#Cyn{juq zI<@NXs>L6y`f&A!mSmRHRl=+r^2(rhvxV&BYby?~_(*aYpA)217nw6sTz-Ad+y+YU zhL(~a?OP2YHqXP4(F~9$6blUYHRR=E$&Jw%O|OYT$vBM`hjhaKFNa#pHNgKvTPA6Y zY!8g@F~2%#4D5xzFGtjcN(K$PqUn1>l_?f@N9suGOv)%_Tw z@y00Zl`%60J1yzS2_5Ge#_o(9h#Z9dAkB#c=(Vx)aJgZ_t!Q);(+-ux0ZBgQ(|j(U z+wbvv{Y8GC-|sK>m-rX?O8u}D2UqtP7tY$h6*3w?jvNn{V?22Hx)C@$@r|u=-uwRB ztM7)n^M%W+m*hQ|EAP|yy1GFk&c`oYChEkvJ_$d1st>{0_V*V*;D6BfP|^Fn`%0?s z{_lNu9`8fZSbR~8qRcozt&Sd8?Jsg z&=-^bC59k)>Tp9kQPw5Pz%nP|bICGr=IqVNcq`&@sWNaijd9_Mq@L<~F?a47tiJb> zb#ke3k@L5b;zDKRzce0~nijb(VI814dDs0=O9!Bmnl<#I(x!tPKTHo3fY}fh5zw8}!|ilVextv?KJyo%-!}YD{YICCyphtn;H90zcbLd8(CTFHoGt*Z$ z4NZ>hg-xHP%#BFI8~&zA0KuNyxO?i=qm$`qyo3!*fEP?Z?#ev{6*tw^9_?&|wcc++ zMUkm-p`j>g2zy(#qzM+tNQE=NcF{3w57S4iL z9JXeT704$nC#ohW?Pk*T#v7Uelv`Z%#sS-QHzSjgG>Ef1Mj^W=CsbG5%qBSz9h(6i zDjp=((2k%JH$6F$oS;2$V5@ErgPYW2Wv~Z~a%{-L0NCpk0Yf`?ZyyTx-F(YnYkMa+ z^j$G@(^Nb?HPm-=5AHKM)RRhWgUxq`1}9;%X$UfD=tkIXXle+m_E6uBT?4y@wl-~T zY8Jnt0>y_0%!FRDv~BVI$!MGcfq?pU1TCT4!r>hQeLHU$9O%^>fw<}Bfn5VPTpzx9 z`%Zjby|o3>u`LYg3d588h93jFZVXcrx53Yz-ofqRZM*uw-AKAEXLEF!Q{AK7*2(|3 zOKVPXHL0C;DYTp6ck0+%;g?(Cdx(!c4}N(RzL)scS)^WtUqpQDjq})^kbj(QxhrNEPmA~{I$f#nOT0VRrvM9|D?f& z7X@~Eu#WiHo9EX$g}__a~t zZzBFx2AgeC_?wAu<=d-3-^!mB)^1fc@Y1T#Z3?|rq1zQY$^H+1+$$~*ob&s0L3_Z>4eiH|Y_!XO zGPH?qhF|3Ii_@L#Sw&t*qL~ZMLAB8?cDY2mLE^J=x8CJu8-S1M!8XbT{NI)MZg|;k z$9vfOfRA`Avo7FI*zjHj?`0{0$2QCbU)tYl!xt&|BGzu>`xL&9Ewl0c3g6HE4}P32 zE;oFMX^(#~d)3A-QTQe7?|_f#!#2(ZJ0X3}hF_%M7qQO^Jhpi*__F?S8@^P*m$D}X z9_x$?-oZ`T@MQ|VjJ?CgFIV{GY@>}|q3|nMv5jA;@GIHBRtaUn!wp}`+x4}W{jH5( zrSPlRE5Jv6)l+(^*hw3{TESPd$87v13V#VZXyY$c_)A&X#$TrJm$55t{N)ONIa~Sv zv-dXebrp5q_}rWK+q6xSv`ydOrcFy)+LEMc+CqW!Elo=bg_csFnBKfK7t-XC7urH~ z3lyn}TCpl(Rdm7i1r=SY{C%i)mB&RFu`2qouDe^ctE|hqinyZ7qyO)BUe2AF+;e+r z>9e{rpWMv(&hLAE^K$0QoHOS)GmgB?igG2qB&c=8!yts_6jlb<819r?MQ{9G{$a$YZf&4`L~MUlggd;GZgk96mb z`cdu4tHra9e5NO#DL&`OXL<5j;(kY78p8yxv;Pd;1hgPi$c8y2&psHfsaWXnYdwCg;QDh+kK)&gN{2t!V?lJnrBP z;=>NUTpV!l6{6q48^vY^Unwqh@Kqx2;7wTD*rbNnYqNMBUr~&Uh^xi79lS+6=HP3@ z2OPXr-09$JMX!Ue6B`_Sy=ZXoHZj@3H;9+hFWX4p>%m z4(=4!Ik-z)>fmls$+w zGVvmwSE%oPDW4!dudzD6LLAnZV-V%hN^zUU9CIj-P811^*&mfhCy9$S=4(!Qbh4PP zvC>y1er=u)q`mS8cYE@bhp+VTMIN5% zVc9ua>HBAsSolouqaJ>@heteoorn3HZyfd6!-K?Da>Pu=hv$K``{f_dy^7ezh+I25 zhRn<%Zi(Q{M};@hUmFoC>0cI+YaqtfN5pm=-bH^^M6L->J-6uaz4TW`#6J30MdTg` zv5O;ejdbdJfZ=N*;v@81BjPFg(93?5@@KXDq{c63|0V7Jo<7okZ9Qxq%J|%x4eeiqfgWpdd{9*dw@1_s_Ui#qgqYwT8 z`Y4}&qL1@_qW$OT!m+SDW=p&t5=p&ui(MLMB(?@yVLH}?>+)p3n{!#i!$D`W+0)6QJvc_N6 z{&D(9$M>|n743iYr<{(3@b~Ha5c=eO2>)`1!yl%Po8k@h@6q?uhj6`!???XWqu$rR zXT9ca9@~uTrG17Iv)7f5^zJb7h0M`vZ_42-s{;LrC=>Ln3 z2kGPUGt*g1ANuR)zcV6k)Zw?%NB-pfgnY>R2sgz841aw@d|dmF(7#Kq%NYBl9tT9c zvV5SojB@CeANpkb1OE(?S0W>U}JRMnk6im{93X>hcYU0!!<{3e~w13LT)UC!%teFv81w<03POJmKrKN%nTjaK@Q%XEU@qwyep@NcCL z{u}6ne~> z$jA9hb-b*{+23I`MnzVsd^SmY5k}_wd4;+#CrOB zB66>&7|L}!G0HVXzenHS2;Z;6kRR9bXS5tyk@5XR%YUxrFKBrT z^*h#x>qCDL@Q$gLOIgMecnVL>2KEldhMf$k>N6bXoux>epcTH-&EfhV&B#E z66Y^uyx-RC?+u~wJ2`t-9oG0r8 z@SC;#VfxT7%MJbRxIt&(%77n-1^L;d|+CML$OW zTC@`y->WgYekp%I<0#Yl0eznx)b;mmy8QR+ejnko{n(-J<8HO~b+lLG9yQxCib~T6 zeNhxn9sU2%_+1*KaHRZm8vjz`M>R%elkzue{40%daiqQ%H9ny6uQk3$ zVWVM@wWbX_h_EPP6k6!r-VVwPJaCs&`Mjn`K*?sR(U(S1Ot1Y;MUJk}@ue z*S>2o$>r}dWzCW&1_u*JV<<~*EuFrSI(bsT&@i``4v}Gt>046vwRX;gbkN(}Ib4sP zo&Y2Hp;UVUyOCyz)8=NO4cyW_sLBWRDi>ZBPG2fp@gb+!fjN=lLWBd@NEVjGrur_g98T#@40Q)vnP*gif)2Seq>fagzq=1t zaR@oYRFIHN$-BU94D4i59CBv&Zp=^^=}Qe|tK*WS?lhU4%r~k`FB*>S!BZ=gtlTtq zafjrdzGUZ3POD|-Pf|L2aXsa1hLEgwshyNF-vOPt4!Dnd6a8IIyJttkjmMew_QB3u zu(NxHXa)yTxJsQFBm*P;!|igpOit{{M3BuhZmh)4p?1u@$x6nG8SSdg?Cc%szX{bC zGlXRC!kHVm24W%R9kpXBPkS%w7Yj~qExZuDz|b)IA51C|3aIc7+zRPkqV>F(c3G}6 z$EF5l-1S(rB|B-T)k861stCG4HC06GkdAmqqMKaQ_^G)85E0tx^g?bQ0XY;D7N+?R3$V${z*=W>S(O~%cpm?rK8g>>GIiBwzK|ejF`8x zeBAIg<5;n2osgtCX!8x@nabJJ0gQV7ok&yj9(0I(f2Buq(e6?yD!aFGVdZK3l!6 z{@ztL_v^s0lWKO-c+hCa%vv;Rd-?_vPE9vr#_m^YBh%fwbqS1wMPMuK9NaOY?mWI! zq8*jVc0>8NOjSXsER@0S(R3roc*f2VbliRf@&cx{>mpH4w8-H|U-yvc>`wNH_Vz?~ zq9fTpl7wA)dxKeu>1EInW>>EsreZ@&jZ?Yk+wr6OhBT&+_b0nR%9_HI5 zvo}#@SLkxH@Nc45|_lUMD z*0!hcTsJI>YG`MBdwcy7G^Bl|9hO~gXZw=I`ufgAOBO@ke$|>Sn_8LXoayyVI@%qB zsdjttqNctvi)c~!S#_bJMN7g(yr#_k=wvLa4;3{m4HqpA7d3>6>X(I!!b_t*yfo^= zOQSBlH0r`jqb{^GmW39^ve2?v7FrZbLrY?5XhAFuEr+F{#jqr_6qbY*!jjN3XbLTZ zrqD8I3N3@hp=Gc*vXc;twmO(>k z88n2JL49Z$)Q6TqeP|hk7Qte%gD<1t>tO5?KNWy>341U z;4EKg(Qadx9Z& zq#yO&Q>4%g;f_8{KIR2k($Qor7F)(A5k9|;)|Y;Zb!74)q=#$6Wa**W(F{3En< zv>C$n+eT)IKQx<}Wxt-PVcApjLXzUXon}@Oa6)wG*SE|kj~apvp{0jkGZWmQ*AR|h zFXiR+hFnLV8Vt9N7WqT1qZzVJrf*1H8)d{4WhgRlcy+YOj6sg>4NDHCr!itFN!wgrjw9)~u zhE1Ca^)I&N(+;J#$vg>^bMv&YgGu`~?dysH<;S)QHEhRSgU4mcej(YUG@PXeqQr zqA*oECw~eK@jf9UMK~yrL}N;X57;@n6NSoF8lH6guAHxr>6znaJRa>RjLhb3^mxl5 zgxN*l%sI0>-c#T(ZsQCu>hWm!xzPwgHiyp@xcOi@4jE+@@5>(VBzP<|<7h`h_W_Uh z3-IPEk^FDsz1`zY$A#FRfp@*fdjLGz&KPI(E%kVh!O-YoLxOL3oZrIJ;Yrt3qHO0h zl=iVaF7@>72d~YL;2V8E!GW#sICy0lc>l}eodB;k1Ml4)uNZ}#N#AWAuL`^eGw9pq z@g4`S#^Ral*5vU{fXDmAIK!Ll@tz0o9z%i;v2-uwx#hAO^D3un89l>$#^W6VFP?$- zu*Z8eMBm*W?>Kmw%5R&;I}yUW$m9JYgg4pavG6j*`yVJsyS|ixSD7KdPkOwX5PgR| zUL$xl8T1W$ysgy7glK232j|z=>FdS(;f;m_-|&`tyvM*hoPjsP<82d5;&z#aNwz2a{(f-Y)R!GVowp>hKPM7tg?hiKxSS zG=z7t$9o36OzkdAjvRfxm~Xl@L%c8@b9l$V%aq^ea4x7p`QyhGr@tTu3_9`t*>moR_0Ibfyh-xiO@dCZSw(8vDP&hK**Gwb^lIs|kX zoF*b&?WD}@{a@<-1Jyd<)#zh-CLizCyap|6gT7TBkLfz7c_!YsgJ+IOH(5H*I%fF2 z;MvzVjQ719c~d95_j#DU8^PPm1ZWq=`yzPT4GDf2@0_aK^bLa7mV>@8f|pCVMDYZe z3$G%nU^B=}*xd%?>k-XG=2YnYK+e%}aQF6nz3yj-qtIbNW0;cWpgm+SFy z@N!At3pvKybZ&0?-T+=M_xabs%OxM@#B+9`KS=uQ^s@uQ^0i=>$IA!rIU@we)T;sT%rgm3eSR*UbI_JQjpK7b;wgB< z6m8())iZGOS7Qwipquc^!;idT{Lb}w)7Pl;$s@<`eqZ3}1CMia$%821o%DE*u2pkL z$U{^CkLx|y>3beLriZ*Di+8`rdl5Y5k38~C`d;tx@^N$YY98Y;ylXsOpT)x~Zoq5w zc+Y@`KN;^Bi&yONrms_T$C*C7Dh2v}gap|6Z3M4a>%%Kh!27(%TW;yYD^S3@*W+!r z^s#(Qes_7iZQvcy@#57X;BEDIC&7zr9vIaz!y{h6TjKHdT0GpI0k6X2?YDS%GzxhChI`A-$2}Ggk0=4}36FQk;^C1Z;N9o( z4qH5Q?E#PT^6hvZ1n;Ae^SYrc4tN_qUfX4AoQu4;#cT9}$eKi*EuRUIy#hY#MF!j-iw+}ql6Xs)%#T)T> z`z_vi7VjF5cNjcVpKC4NGLQE#c&(5#-nkZ!W2H{HfJZ&#&9ivF$Fa?uz9C&M=Ucp! z9&b5#CcpD7-d8=|X7J4QSYYu!m7LU(aVd>j%@h;B7J7n=L$-;Zk;$51B_o&5d&cb`b;;qQSd&c6e z%)&cq@m6Kwy=d`PXW`{vnXWHuvhXS`UP~5Ujm5*GQRsDRw0LYk!mjUXi?=QdZ?nZi z7ZIwj%i>*@g*R;R&~%0B+i&sEG=%aFSv=hGp}Yqz9&Y(i-lG-|mpYX9gvG;QDDN4I z$2KbLdYrU)o3ij;w0L}94%3&9$jTsRyL)vOUZus`l7&}e@vh0jYqWSn&+vKp8Mhj|=L-!= zzjseSkj<+@rEBGjhjw_Rkd8ihDGkML933(MzTugfV+#i^h||?KEorJ-*4VJDJ|3@= zA?km9U0qXC6XXqbjZ0;NxancPzx z%T*kY#1Y1y$XmBhG*|80UA6SsXH)Ea;L47awyY2rrcSb{N0eh zbflnVe9PF@kBQQ%=$wySBlLdtiQQ^X`5*4Cll)~Z%8$n5G951k>Bw&p)oS1Rymb#C z{uR3wQYl6H^$zzD&C1WfVmj0L6f@H~P2v3FmWeVADn*gm|6U;GmmDu`E!aL;?YLg8 z{M1pQj}*>p-B(wz{Y$^P;_YAh)xg^!{h>Hfb|j|DLzTwYrho0TCN`Ew*^x;o@A7R$ z@tS$D?-U=OJ+JV1&4ru9x2p~|zoS_(tL7Dbr^*W}MOdj9=AH%RQoquXIue;Zzh!^( zyP69wpTBCP_x9#@Hb1m#%Br!eMz$lR`r2o|c79&oG%7D{Uf0cV^BRp-i9CFeDU41P zMbT-Z80+qii_Q?^vA%8@WD}xQk@D!2NCnJzs-n{(Q=-!&Q=>B?)1v1@YNF>xW=BzF zqEn*hMW;q8+D<1ucAm;}(vf{1&2eXt2R6QEng_lapNldyW9?~u z+Si2F`gGFr%CAZGx-s=tNXKhB)F_UrBYe|3-8xcgl)z`XD!1y-W`9-A`_FA-)sC*l z{{b7Ts{H;p@2DCSdd96(rS!EuRMmE@nD_hI9;&Zw4^>%z_?A1`O)0X&BErQ{59f(V z;HO(fJUBY%=Sw-CRFup2)XUy&y-mhubD=@@x;(^Del>8H99 zPaczU^;$_KF;6~5%F{jm7*Ad*8 z2~}=2Jk%~hyF=rsuhzl>Mxri`im{fQ`zi9fdf=jY0`s$`XCQdl=F`j&k zc*2pFdh$~7pd%ma$;XO=j(nUaA1CbnAW-_Ae7v~EIls)4mx+rV`2!~7;- z9QCg<06sCl*&9b}4K+)-m0Y>!f^&bOKj7P0Y_Gb$(T&PxEVc_HVF)MYb&uhOW&H^7 z>-GA~H|zDy?^biVVh7aRGp?7vT=RL|W8gDgT;Ja4VK)=QhkDji${9|14SdEU!%-NF zpIGYIqr=}QM4WuYQ%nC%dfj~ZOLe$R_igF;Sl?o|Yu-K~T8RHb*;>ZlplmZ44~kHx zOP+s6`h1D+^zi;PX1q}(M&^5tN=J0A#^>qvVK?jbe^+aa4{MD)4=2~r-=gs)8skHm zltU=xTQx?Y#Q5+f<%m>b+;kEna}wi2mc*?ZZ`1ffjc?GnL1R=l$#2paADSe_hg+#{ zyT-WrB~EC(QsWMdFW0zJ<7SP!G+uzrp3(Zad;phg8V&VzV`VvaMa8tRvv+557|RI` zCU@-UwwJsOD5;UYKDk(wy(D8GwO8s(FB=(%R;^bU6S?-=g2R(lN2 zO{Daqo?J1?(}9)p+A)V33!2%Brpi<0{BD&j|12p=_G3+{j1nsJ1#+pV&=R1OsTkgq z8dW+<#`UY@{9P{taz?z0@RaLPV)2ThVW~vT-405~D*X2D-IzVi1*$ShnX8OblQXYN zNi{=zhPZZwtU@doH%zWMDQnFrfsB90;J}Dl&nvB`ubo#EOQ*52Ij41E5!gYlsN7|i z-U~93uDwp)hP-;~2(23HgtIa(k`V{$8PqU3sD5-%og0)KP-~k7noJo50i&vTkQP+l zBvxS@Z0}6;^>vta?c|ApD5(6SIbM|v)Or;zShK25E^#H*cVZR2x{jtrO`RFmw#vo} zU)1Wg<$1bm{-~Gd8B#4ms(Y|U=;NJ z)eArb_mH(fM-VpZzVadq?i}8cmdx%ltYEvl@Pk!X;fKmr+Y0pVM^6%T52M0^uECO| zyM?p9)ab9*BAu~cGs|tzKgE(8T2qF#Ht;N&+gclZ zA|Jih#@Sm*19rD~2Yq7o^LTs)H!?EKalOamGkTl^?F{eRh}4c3 zkIT}Q+2=j#@rFT2kI|}k2%dAF$2)+qN(!_y@nYK{C*H%5#|;U-;UzrYT-p|3qt90PPu16CZu3X~1HAmhTbL3%oFQ<50 za^$@^N8Zyp^2%{j=2CvwftTs}zJvldWzLImA9$!TfiuVd;qeZG_oNYmZFKw;2j*U* zlCH5r90M1_7orGS2)8LiBH?9VQSq$gc8#(;pG`Ze{&1(dY;pCy}1iV9@zU3B= zeV);Gi^p4S#fu^jcsF>w&ERo-hVe3fqi>bR+YcVwaq^gM!{c6Kc0LY+7uUR)#lv<_ z4)1X*ePb-%zvI}}_mq`Bjz5}szvl5?w)ElB1ia69ywb_4-(o&EZfNw~>+u@FGuLCh z#bf_%r*AoU=K4;scvpJ7HjBsp-^9!36`1&hNXohh`fdc^ZnM;~}2_PSijRt;_=%(Rb)^NWrb zY!Ef`Q_8wJ-jX_+7pDz3UD**ax9~V-W!F@us6F0N25Fg;LZ(yXrcBJ7(4s zBCVLdu-51;Xl=e}UqSS{`RgL_;*`<^7ScpUgdLM@^82S|3XQsYT4t_1&$w+kI9+o} z`vsDn*_oQ$z8d*qBcDrtiX++0srm3zi=SOTay1EGXq5#H>Hd6dOp^_r?K=}3cF)by zw7$FZe}JW_o$J%T+A9Wku38npzOidj)1oCe2n81`=v=lezF@&nst^0)4Pg_-B)(I{ z7jzBC!N9_8106Rad`K>BYbOPij8>->=QZ2Y*KAKWtytN%rhWCMRjLMcyob%mb1$iu~w&t_k_ zVozS;=_?UQCqFR{SBiQ|PJ74M8q=fw3Nkj*1&`y(s6SR5`BCkB}Z>-UGC+`-aA> z^X1V3@p+Azf7;h^ESG#fe$c+|R*hMw%cHQLrcgWDXJO0jz!AR?Ao7Lyfrs_ux(ucK zVNd=(58vhCn>`GZp}&V<_i+A=FjOSsWS zMghM`j~3v&GlNfQE@aG&GJY7%Z1CfJkGH<#JK^$UJiidj9LPs$y|p*8DXn8Hf!stS zL%7UCphWK^N*gM*`=TlwYkyH)S}O19^OVI9o;$VCP~2i;I! zAv;a=(j*};x(SSEnxqkpl|gJ1*R!Onv%4YFHgTtBha1%VksFh!3liKNu-VePJ1Hv$ ztAw1}%aUfewQOmI+sYR6g2^3h zlvic(>~F+=`f4p6uS;0^mRdZ1&kEzUT0Fj^gz>goJo{U+|4pqIJbP}Fsn7m5wTF;N z?j2;D;n7FEO_}g`rCKN1V8b&H0z-X?Te`7G)v3Oz)h}99*O=osHQ8ud>r-vwME3z&UZ%wH$TE9AS`y*pp#DYo3$F_+%J*h}Mo;tC6%oQSXY)a&|nEXO_V)wij z;^yASdl_$C%kPhh__0;^pLUx?Grp50&37{DEozy!VP4yFyCad3DVO((+EvFRI+f2M zUy&(q+8y6UeMDl)-(Za_BCdE9yreW$jwGNg#lO+<7CBkopN>X7l#FXYY zQA0$_R1A^Z#z_WRq7h4FOEuG*^#2wqIHxuL#op6t|X>-k#$dMjku?e z6s#+_>}$KDEhUk!Rh8VP(ral&8c|m^RG^$$H<0sQQ>I}h4CYJ`iEo=ASNBo~=j~QF z6U&8m*Yu0^jcPw(vx+|;3-&Q>H&0EC1ZM{7=-CT6ecdy*g zi@GrJ_($=-==jWJvNx7mH$Az%`J9h#7boJ$-emLi-b6%y0T#7C`&QnGpY=xK$>hPc zk@#l{FZ^!4k=@6fUfjBT{fgwbdqw=<+RFH{mKCcmY#m$muf0oJ|0dC!#02o;jjfU0 zVs7zqQ5{K5JW=0TRo9znXnk&b*@=a%`@lH=__CG-vK}OpKkJ=~u(GM~rNvdfiS0X= zwVWptvc3w?uL&h_QeaYEq2oKQD`eU{;$bmoL`$LJ0Z06rK6AJ zN1u5vS(_+4Q5QKjPSj43tlGrSdZRLDwXgpuz9l2yaZ&rzZ*A{;pzlQA_MH#xJh5|o z{{#I(=Jchb&n2n%q+MHa{kQ)N{nzBYJQyoBk3(>bEkB5VA!7} z{}eu3+t0N;W`A$zA={_bDyu{;$8j#7cZ<&G^X{wrY1n>8=)eU(laTHS5mIFE(}8=U8k?hzP{-0L$B}I{Orzpaw-#qGl~C9&OKFqfu`O-~H&>`V6FB)_LG?(Vuln1BTf z^iJ0JJl;Rhp6Kerm{#9F=TQ6bK>J94S9edcznkC1A>7g3-_1$AuxUu8FMTB@Wnj?gPq+mv5xa;<1i%I+1)=pgpU@fMTzdt1&hw8fD%JHb@_D4 z@*xh-S$$Jo!~FWXC5ynxp1nk>bLip=Fx=cdxNBhWrt}fcM5%URR&rN&TzHS{r=OKq z&2l1L{Go;uit?J>#A|jFXJ9v>Dp99w;Jkn9*ck*aB3vBxaGq!ZpU*|g<$3aaDNpy$ z`JTK$%Gv)bSK!GDrQD3&aunB1Pmz@KSwy)aPhKqLd?rw?*prud`b#`{Ov=+mf`%{+ zpmL0qv;R_Vj3+OZ^0*OWgw;KNtQY@SPd-k{(|y!9Pd;AC*>5Q~-jkPk`pZ1|1W!J} zlb1_*I)CM!yh6(PT&Y}zxX>w|N)J!;@LZ8+@o87`nAc{*hZ zPZp1BKDAKai#?9K%#)Xi*E#YDo_vB>>&VMJdAZ=6 zI^*(SH{<5NLd=Jp*PC@d3i-L3A4eG1{c`!0V!S2iI$tFg<~nsQf1>y`D?S|Kh(P`? z!0K4xZvpczF!C=0^S#~RPXgml{&@a70eFisjCdaoSXT|c83$z+P5|@y-pDuMfbEaL zZ8+e&o572CpdHsKo9bYU#yWVa_=z>h5E0YFQx2XkKI`Ba;ywqTBi`WPb48bf<6^yo zt3{oIXNpM;q|6#kr7_^ERbjRZ?U2akQ)AK82LCPorH`gTpTo?+Z~MlLt_~k#!y_KP-owovUg+U;kEqgTC12X9IqePlM-E}f-X%nw{=M2h?QUg<6?>x) z%?t-_r4P({5WPmN7Z%;D`#s<|T879m@WV>FXzcn-I6qe~%D%(8ou=H`9MR=D^Yi_%MCw|2X}7@ZA$W<9(Dq zls-m(6Xv(lZ&Ym`KPbeF^zRqqbMy}gah(2})Sjl4|EHFZ zLj{RJ-)8#Ycfn`Adg&v-OTnYv-*WnMHAdnko~P~h5GjgML>n~j*0@gN9*r;4c!$Po zH15^-N{y2mFVh&Ak@^>Fe3Ql(Y22sr290-WyjEjW9(n%78V_i^MB|jku-8PAMf7Hk zS76T!kWpw! zItO=*$k;JN+^sG{5Y)+gLIj4divz<~b=^AK7ccJVYUo+gkYNeAQYNIHehQoYQB=`!YCBX5j7j zcuxRVX5jUByk~(k#kf)_`aai+eoUfR5uz#C?Oc80eR z;S7c+T^|H-eN4~r)@z;_;=Ct>cOK5Mq7e^+x7yNYWIpc~Ir16{a{6=EmmtpzcnrNfrly`ICE^)Ni~AQ;GHl+1e*FX7x$aFC&}GA4*z08U>Hkq z9G9oCpWrw#R0NLeMl}OrSWSMrArD0$*nZl)$H8MbdE^-0_dMPc;Kel$w?M%AoX0z9 z>0=*i^nJ+VJrCYNtq)Zv;O+Bxd#9w+$8;Kf{5EFiW52~?xZz#m@$RvBD8_(SJ6>kNt>=m;J4sz9+1B$6CB^dc3DBeZ160-@_j7BzQ{^#_KlT;=SGD zO~+ukxxTC?MqkR~)mXd<7Vm10Hy=DxE*yt8`WijnYVfuqjOnYec(Xj-VeptP@+M{B zJ#6tNXW>0=@t97NK0n^4EFOw7l=lORhr>|b^A>Mf7T(JiZ+aG9DU_IUnURGz-QscF zKP!rwn`6e}K7u6SgR43g_xnsrf;v zqkE4O9*)e8yh|LSbnnqW92wto=Oa^EqO&7&w>TaOBQMN!Nbz z#+p@Pe*W=E8nplw9Iw!5_bPE>X-ipKwVI=Ha8b*=mi+hT$@8RsCq(5wQe7-nFuMx@KV5HpgB<(h{RWO<2d<*PYEn7b3;^tH~%Oq>GDT#40Uc9@)3RfaiI%wgL1 zORwyRDd+SRVBN6m#r9Q7M>>7DMlEAoidt9nuGn7GinQwblU${^a`w?)(QNV~Kit`q zI{p+Urr0m(d_Xx!gm; ztwtZ4oo;=!b?^c6bn3LNgAe6rs)H{^r=x@SwQ^!|1W&6jX z-KPhKD% zaO8!ayinZk$csFAk?3;d#h$!av^w$}Ec=8G2 z79Ah&u_*4Zc86c?@ykVGKa`4mq+MSQ}MPxa(e#Y0-I##5(x@@e9JOU}7Ow_Exmu(a=W z@VVl02ggODgR8x{OK3?P`7CelQjIrvX|^|aX^uB{={#@lQmr?4X|6YSX`VNC>3nbQ z(tL03(gJVp(n4?U(goh!r8;l!QoUTW*<8;ER(0E+Zt`%SED|jaZWP>K(71?LEDC{n ztypZF`*Z>zjicfkw0Fd8W;yriDct|W%O%bipVL^$3&e*t=4&(OLfz@ei$sscY>7D+ zYQ2L?#C!+G#8i#>D$lu4|AqR``1wj*9xW9=(OAW=<|Rf@6H@{K?{IH%KCnDGMR2Yk z`7S69%X&m)k>S2DDHIDL_hyUFO;Zy!S4}ZzS4}182 z58vV8n>@_#?#3}bOz#LBaczKvm;ju9mQd-lk}u~I<%VXyB z@VXK&)P9rp<$0LngUco7+VJ{vu8s`9Py6rHYkc3U^}>&X7kyC6Q5Z7bF!_7J<*4>D zK6(B_$~KI1eq?&yr}ZPJikqSTjm_G8e;gD= zp+ov{?VEH<{sTIn;LC8Ni}zg&`ICAPe>pM2iDStBeE3Y)Qu@f$a{9Q)665=t#OLWb zKplDxkeMTd_mxKSH)(m7#%7LEx5lWnb>#JEyh`I88n4&5SK}6qlN!SaK%S36mGR+X zNQ|39;_Ef;)A$;V%^ay4H15~(Yc(Fw_+pJy8ZXlLW{oe^cu?aDG#=7;g~r1gFVGkU zGBSPj8sDPvMH=tY7&o!Z&u)#EX}m|{#VEWpnsbGhOYVZ*KD4L5vwgUC(327-IXR_%p7)V=de8~$~iC5mr=y&9|IZGr9z^S2HEMEMkWev(>z)L+xT0$2QkSh zxieF$^(2|Dk>NeOw(;_j?3c4rFs)~_0Q1e>Mf3BZGq&K-Ci=Mx`xdc_VJQ<9o&o>r%`t z>+4Poa;DP%gZ%*Hy8l>FY7a_(CngGTdJyL&nVQ6D47fSEhk6J4x<*Oly%TI5V4tH4 z(^rLT4-XFXIf_)>wwc!CE$T!;G8vqZ#zHYn9jq8m@aWoPox>Vq)dx>v*91@G)&XD0 z88WE9UcQmW(V5XR>SWG_+j%2VSujT{+qA9jL`SlHB#EW0Q0l=vu4Qs^4GW^Py=!q@ zReFiF$WP|4y@Nkf=q z@v=}!Q>bK7sH84T(zqm45?Th0p=Gcrvp%cwrp;d|}pD4E@YjuN_Us3RU#en?5s ze>zO7@BD9@JI1Td1O{F8Sx?C;-2enBe064yDMcCPjNz3nw>e|ygP38?*rdr-Q>IQk zdo#x-=BaTKz6a9ry(3>9sek6U#N+Wj&&bF$$K0DP0&Mj0J+PPr?f70w_i2x}8e!xb zXL#@Oc>6%er0?|}?*MpwXEn~~ z47}AIuMZf*B!M&KH{0Vq2Fz<`oZ*#vyk;aQZbygmpr zmCF+zZy3Be8T5V3B=-VJnEps(2nFufPWLfTWx?P^Lbb2$a`;&ynoD*SB(tjlD_U7 zc^?C>HHZBE61>eh@YWRMrthse^1ch+#vJ0EjfOgxa^YHQx$r&-UM}VG>m2nhE6Oe2 z*XPLln;dxsXbkN3Dy-gL30^Mc@~#|tf1e|7MoDh*CUWFGlq2t7LwLVJdt%Cn)vgYm z5vqRR%<<1WUL$zNj1X+2gL|yvFK{nnz0B!k^(n8MYZE>@6a?z z9*R_a!sBs%9@{_j97BENy~E>io*cu;!z~r)+vD*b1&`?=4^=zhZSi}#&1L8Jd5gzz!{Z*gHm?*95pl?=kIxB)_m3WLK6q7{2P^P^$9eg- zKF*Uf<--2U==+ezYqNM`E#B=OZ?hFIzik+OT^_H`(l_4XHG8~a@Zyj&zq~F+U$w_O z1YWD=O|W>Jmv85n^XcN6$LC6;@0U2Xd7LL_%B8~M{k_M_$2=;-tF(B>JYFey=6X!D zcn^8J8cW|Ki}z-aH{aq-ws`pD;pC&y;xT@cUwp!Gc+0Kyp(+MEzDL;Qvf1LHhyva$ zkJksDxsRr2;hFh#yuLHC@b0nn@mr+Hhaaz*Pe*;{X5l?->5FIKnfY|oSDl6Tl%;QG z7Tymm9@8F{kLN93O%~qE7H@VIUMVhuxgK+}@TOb5^Rn>fTfEvVyyX^eZWdmf#haIf zx6R`5RXeQw`Yhi3EWEuI51;Kq_1$Cf7G~icws`nV7^?4Ki&vM0_qfHwXT(r_Pg%T% zEW96BJbdO1)%U!`Gh+#C=luKaWsAqpl;(P{4avjLxKiBQ)m8wSW$D;fTft&MT!_~( zBJB*1K6oh;{uWfaJqExxybBgL#cg-0J?fS&Zck%Yl6Ly*`u!PNZz^# z<{C!j4q0k`p=cJ(#YcMO?8N-q-yJX3^F|}_vZHG5-y|t(Xfd-h%iAK@!!0gDqcijL z(b#n=WQ_LJyvOnJeG$$m{6l<29eq6;QqFV4%t6G>#HNmj^NWucY!Ef`Q{0h_Ozhrv zG!H+@$;0f?xh2O7FB3DTrec^UYglDq>6}PjVXN3JY734RwC=m{SkbZZoF~ei;38%> zIH^m`a!eg5Xc^ZcY6?y~AeyHztZVwo&px{HH{VHdwrYIRx&zxI)m3U1YxNZAN2?39 zUm$&j)UlX3p+&KIr1(5aOBGwD7wL%brn2X&{i)5BWMh3gbD;PTVjLe3&r}ER#naKj zhYjPl9yl^vn%q~HQ%oLFUX zUYlR_+We~1oL^=ww2R1j3~3zoaGn?fpIx+ad7eDq!v!8Ll;>|Zr(>ka zjlW3B*~BYXv#h$#xJHNz}$2>g7!=>_kb`8pviXBe*jP>wTae*c0ydX0# zgYN^JXEa&M6^$HZbsKE{)eapqZY-jSRBQo-*Px_pG^FW8RaTr_t@mOT-l#^KqJc z)+}-4V?>q4yyrMi;~*o`j&}XGdH6;T`+L5u@Z@tnJki4u5C6M~96sZJ%EO=b@cTW? z@k--({(u4Si8p(=*~1)TF^+tWg&Id}C0EX4aOyAG3tqR_dVRlRK!n#lcBT3j5!;}~ zY-4MY7KUG?=Qp%zyZ+16H-#7y$#K6JKF(f3A9m#}+P|FsR=tM{z;(nJRPBNv#lR!m znb_6Z?jG^Wc(w=;ryQ8|hCZ?)VjJ~50Hm*!7|Qs%K%YGNHQJv?|5}|s_!kmiuf8GC zm+69!q{(omKU$^j_)&-wV;o~S!!dANM;`+>jr1`_BXN_)Gc|^Nx|Gk?7)m5Yq9lKr z#(0;J7>SZ{3^Yo7k;X{8#E4wV;~HPAF)q54qp+o%;Ee3vWv4FXY4{;57n5w1vu)M@5R(fr4|9nck z4Lg)#3Npqx%J^FGm1$N;`a5A(*O7p&^TMG$JBJe;TrFPiaVr*L)r)rQg4^DU-ATGJ zD?qLWk5rzOJvg`&Tu_$C9(LQ6#=vIt4ca|3<5(u%-vJ zS*AKfUVT}fgEyxw?tNirZ`0^KJ7n3)w?lO?%t<@tMN_-Eq{D)&sZ8SWUf#Mj3M|vE9hn;pv*=gl249Yz7lzZ#s}p zp1c8ks%8ADnQAuxo98qnXWh&*Y_kHDyrA7W>*;u<=B6@zYS^fg&3(q^a^b>l+stoh zuyfnCp{|>@Z5tfuNcQ8H0ca5AKUJ@cz6{2vcrM7z_!J$uZG3w6%uU5#-~o)!V6>5- zV}H$OEaS}akjLZmhmnzMj+b~mKA+&RC2)o})#GgjV_d+(GmJjY^LQNy=QE*khW9fB zfEwhZ568WR1mDE_EgajtXMk%m@ILSHUIOM2uW?4-I}l*&ivwiRx69+v9+U47#+iKJ zk zCg;MtI!E4nbL9PFjy!&=Y|SAbN$_&X$0u{t_iON2_l*lHzj|D#T;d%8FPD5A4bgW4 z5@6E6H05I)2h_lsWA3eJ^NPVcX@p=K8S5o3LExT;aS8WpW&3d{emtcNzeV8Lb|+7b zSK+MFC?d(@eK5)6{Qx|MlSf_r5&r={Ti;2G$Dt|1`-#VU9=z=cqdvBEhW8B|+xps& zXr`OIB8&Ie9&ek)W4esKw|cxj@Jv1!kKqk@ykU#S_Ra9F@pyYJo^21ta<}ubAH0nS zV?OvUYV^(Wc+Y@`KgnbJ8^$|n@lceZycaDV^@i!opOB6hhoQVmi^q5GFnu)^uObVt z(c)ER;jOlKww;$>ew!^G$2P*!*Jbf0XW>Lvr=8=l-L4Ug4oyQYB)PGzrAzo@Y(*Y&|4#`ptV zus-;;VoPAJac9vVX8yyt`rls>Q_gB*VXwK=?^haDS|M9aQ zU77!Ew06qzyxMb*-}Tx0mbWB}dyiF}FK7u-^1!UQ^%t$Zx_j4KU=;I0vbg2o+NV#H z-B_H8#2-oAeJ4>b_`)%PFTf_UqQH-aUijER5jW9@QL zc-Q!-UNN1aFMsQWO{9n@5VzqcUmp!z0C(b}WqNh_Wb( z&=N=DSlfwSQ9JH<{Pl93_L-=QGo#f7(z2(Zb!PI1Y87!~xwBa`^Sr3G*+K2)0|E51 zCQ7YB#G|yvQC2)sR?>PbDXjgYnQP9=6wDugJk}OPi7D$Sp{=D<`Kh)1q5UZGOXuY|vhK-*&atRF zGWN1DZPPnT+r;dLwny-bZHU%1FMfXevz^y=PQU5u$j<5WS55CMxa`^OQxa20BJsMT z2jkGG%a-b+msM@QcKg&pqca+CWsZa@Z@dZ|S7pxjkL@&uJVo83!!2Fs%--EK{Szz2 zw`a6;-f+G6aaG;pRcq@Y{Zlhy;!}fh%W+VPpPh$Xjb!-rbEd{VE2WOTr?rSVdwJvd zWOeGa6i18mit~#LiVKU2ib{*|SY($4^K-go!Sl{Ee&*qo#BZma$N#U+waa~ePWc|a zIKHieX+L$@jn=`t)3`<)tf+YX{=B=CnN)aLWUm8d&=YpHL!K?%joIo;G2wb+~x927KOL##8fDi>A5R%S%rAwf2%nDylm(6Q+qC^ za}A4{{)d>(=}i9-Sk9%3Kh$teQC_o~d(Cd{4D9AqCF(S-sO>+@!LGnXgo~pd&J!O4 zpHGF#<$3aaDPL;D7@eTL)fVRYY{ivRa)a=yFVAOBp#yIiDJoEA`}KJ^f=n`8W@cmwY}ID>vSg zmw9-CGH1dl!IIMs(dFlh7dSYrT^{PUD=!dFJMuzLUMN29$csFAk$9IQFZSfc;th_x#FLkZ z9!DPYasKd8Ihtkx%sG6U7`Yk0TLz zu#$7*pCraw=X3q=7p+0w2uAN|_h?)MGjNYN_#E*O2cIkMad2D=I=EVFb?{7aiGyc} z8VA>in1g4FU!-qI+$VFy_Z)nlc-+CY;=>M}D-Jk#p6GY*`C_w!=L_zaY+OVv5VI`I z_1@j`tP=l;o0s=5i6<zx`GLE=H_aA%)nirK(8Jv7(n{<-$4 zFM6%EKYe$4{cOHHa~dcNfxm;Yx`Gx4v7=LQH_!?JyMR3qpTmXH|TY;-=WrSilMMsUa^Df`*G|Zot{G~ zJ;C{JQ}vm+8GMsZ+n4dYUE9Yl(EaoI8Y2?fU*jgMc=Cn>6m!_-c*2G=`n6)ZeY~GL3sQzEa~I8n4l~ zS7X@W%JY*NuhsZQjW=j~lg8I*+^6vpjdyCiSmPm$`%!3TY|krSMwH!~GQo7MYL%Fl zc!`nW0UDEbjP$@h*E7rYXt2c0LX)f1LRCf`qnDh_lptyQXUuE+(k6E*9T{wWl^|^z zm`SN#Za0%CqoJ_UsmjHeEe{PR27SxsOgw32>K8z`X>}r%YTvYR-KO?+S6$iP-kRv| z!Y+KLwm?oUR4ee(LK$mo5A8}0clIt73p<8}^g^Gsz0+lbYphJ3+xrKwqH}6^&nQk$ z-^fsJdrz`wV3epUIh5$=>mC)}F)~Cw?d_LuS+}ZvQ}^&jtcgCDgmRQ~MoT}@mh7mh zxvKl-k?x`4ni{#4V223Iomm%C`1I9|qK0|66E4@24nkNBUYTLEUS1jIsLB2v#=v+; zny5N<(YnZFJu}wDOczZ^lNk-8?K>*7oSwGQ3GOZ+BIn?+ zU=`-ibnjlUp-vQ*mP95*Dx;GlRgo!?=y{N4TFbfW>>1WSi5C&PiUs!Qd~e`8lyT;m z;~+MVW9CLit~vfIkH`0z)g)+Vct3$MTi-s)ajtQO_Z6Q9PM0CUH@x?Gyp!OSW#IYq z16~9#J^r88cQ3;2^v%b(Q6_yHAFz4L!Q)tkaZn@Ot)9Nt5PcVW`Z&I|UF)D{^4sp| zdknnF47`gx-cup*p6kW?1MoN|W1PuHp~pK3UYjAoH|cv0$9B2YL6E6jzU=XqgIAhC z-$Ndc<2tJ|@bJp+#LMy0OxF#sk`C{12#uh{4tWAUbWypvY?*!~)Q_$1<#3)eMfo6UGplmYJ~j-B#DV`}ot z@-_Ot=<&F&vEfaycpvh3jTX`7rAw zlQ+@g&GL9$Cz<&q4@DH{^Lbqs4~L;Vu9Ix^P0PaDZ}FyQ;c-1>qmQ#nO@96KJ!tXx zFdfEw)Z(3+h4+NTi)Z0IWAUo9@J?F1nOS%*T0G`4EFWC&*_2C77G9;ro1KNn^`4Es zIazpI$Jy}C%fef2@oKa1xQ?^YH#ZBf%i_(;!W*`D_-qnde)}!n{4Bgf77w3eLiIgp z@$i`@;PIZy!_T-!!F$GP*wIW$$2P>~9Y7`iG#gUw439o|DHFZ~7i+`-_=YFP7j`8F zyB7{z5QjU}e5S=sdOA}M>(6qI99%G;sT#ZTrq`d<^GmA7$vG%xSY@?K9z}GBs5WyV zID3NfNNwKnV75tcmZ(;8SnVIV{gLr4lUio9DBTlVE7u7*yClD*cU70<6=3#7N*@>E zc(*<-YKgoz-qNbk`7I4C%jB$$*nQNlVl8;&7e|{{vR6=jr#(yHPi?u@IP!2h*2(re zBKxV+(ZRTl>%zf`ie38)?#h2--rcZPUr}+(K*epLR_CX({^s}R(@B$^FFa}mI+)Hs zBO7Ve669hZ-O<&sbitxCDxAd7&iM6>U5gfXcitfI6^a;ZY9YM5s=GWIPSp-gJYUJWz6b!frc+)`7@RpX1K#5f6(8U+v155Ydu7Sau(npZ> z542;0&SY12Tz=TX2Rk->r=N{iXI0Ul*fZNjOYv(q(XZJ=pRP@`tU#S?%Y1jA{V;*2 z0vAU;oaf#|gBDHTHQ5ryr13OF7@P zlvB7wRCxLxN}qxk=ZJ7|RB+tZINHN<94&CLhaG2O+P}K;eDQzHgB4Dq{i`c45dZAR z3q5(E;Cdv+%Fmm~jW8pkEh7k|*_v)`pX;14xsA4+?`Z))5nagq2LeB)>z_J0h3PkhY7 zpZ4%OJ-pY$H+uL=55wdqaEy=d9L8~t7v{q_%9(fLXs_m657bYVTMRD{9D|MF#YEzH zY0T$}ScA4F1CKQ{c7b}Ap)dJ(v5@EEg@EzLkf^x!`OZPiF$wxD+TTbYFB)6u*9ozW zKF;rjAH_>L`O&dzYz}6W3S;1dV|6g2RCZH%q2_o%6p4fixt^lLxY!co-9lo#Yf6k4 zVTqAQiQ^h`0Ori>q}V{w-o!QSk)c`bl_X;z)s3x+2fK}#k__}slw_c>GCJkLf~Rje z6Sir)eA18~UtwD_1X~bpO0FzWWYVP7&A=`!%-A)stKSm@_9p?g1C}?#$(`L6adbgR zI~aM2wb6O7m$^z2o`$53AXx1)kEQuC?`Mt``GR*wwM<`qPh)pe20N3i#PAjR>O=SX zt`FVoyFPTU@6fHj7aKz=Riv`&>CfacWOQlTQd#Bf09oD6`giI~-^Qu4(doo8}DKfY*hxBa&FPHQ^5W?ek1Cw_~ zNBaX)X2jPbtIi-T2wx1M=~#z;H9p zNM131w|l%w@Zty~j~v6}HMjLOTKeqoN9#S_YVa5j_3@rD`gq^i`r5$b^&pSKo`yHe z;~lo*rQR^!!xoS6gz+A?c&z_nyr(Q44nuiAuy}YJ3*|j;@$fho%6r-3jk9?ExN<2X z`w8U6nYv`Iw+Vj%JbO<7!=sOClrp@xqOx=w0N?QbfA-!5u&V0J7ytG-Cpjl4fjof# z0Ztx3fQSi%msJ}G#spCjZA+ClIeB0r0S-yfpx6dPi`Hr5tEK8pspIr-Tc^V~(t0~G z2J5tFZ6{QF$F|-MZMAjo^md#+nbxcK_pQCwIcu$)eb@x~x3(+|`~24Lx4-q+Yd_ao z-x7DFomi=6i~C{uWZ#wR7A;@A2;ZM$KE5j#REY$W-<7XMZ>RdMOtHf9oZvoqy>dO+ z@ONYN{aAe`c4PiWxg&fKvF9SELHX@rjrihQ?tVj_P#z2BgjSX=QeJ$@BjUR-{N_l@ zUoh;PI20ECf86~pDrH+#6FBDj0CJ>NUO{cS>lG+z@5JH47zKxV(&aqVGGArTseW*ws8V63O9c{|1SZI5gZ3tbYeVl1eMkPp31-|B~%`LU;G*MyU8adbWmY= z3;u+3!KQ6}9bHjs;bkXcsEI9ITL=2j!;@FMqqF``pyN%J_z&Ilma6#lU2iUbw(sq1 z-`jZm-rN?{p>7!3b_ri3lffYq2P_=4aLB@07S6VCn0QPt-(%bmw)lvJb1Z$1#beDj zBmcP;&a?0Y3r`gGyH$2DD&Dl0Z{Y$97mEE;_r5}lFS2m4g-a|v$--E(4dvtKHaASB zIYxQUpb7N1K84L;A}^XO9sKf&TB&_@h@qQy_7Ee4-&@%gmY;0r9i!15(j zXz_(qZ0uiT@kR6|H?(B^6K)J=o{?Ya28!{;A}cyV!r0HFPFbaM;4XRK~Dndq1%7S1tTG3qN4tJ2lK>AwHyGw%=#rRtxhteHB>G z?MMa27_N{EjP?E|##-^j8kxrZ0QXl&D7x3}*NEOAw}W!~arZo7A3NM$qrmutP0_og zZ=fOR%jYj#Up`S_VNctS&ja2M!yPF4G59OuEp#=!9d`ThlKbtH``_sHS42M|$8LPs zU1NlO|HODdR4TVe_9;}&+ne066KrQGgeuCsBtQ8Jl9%h zSNjeOkrv*0jGbKXIy#L?IRzI$TetOTb&rA4uE!xWnvzhAc}b$KK0YArz1wg|laZY} zu!yQy-O+Vf<1S3for60t*2_gGid!~!7Zu&p;K2Z)-g8$~t0##i=8kf_?@u#Tga; zu24@nEw*-bxS2}E>yg&*D&9XC74L3OX4{Cw5O^M~o*JJ8i<^45B2dZwZnShfCC}UB ziHs9iq>-Y#wz$=;MfW7nPAxKdUTSgH$)GXzX^>pfb&)$vOdi?RMV*T_#p{>G(~J|# ztn?lzwset~|D?12i2elq5gAuH?Ye5l+jmft#l@5Fo?{~U&N(*Hx@#H&*H6*d>vQr1 z)b6Clj>cVd3}faZb$%McL$J|DZy{xN-!P(ah zle8|xXM9AX=eSCBW9o|Y?ICsBJ>xk#vvs?C>PCF(LijH0CtdcL+X$S^d~!U+wyN&TWK)eS9DGY40_kx*A-7o86?uzh3Ebf7V(b zx)JF7ls6Rir)&19yAwJ;^>@@mcR9`nRdz0B2p0n!;$%?2n=D-fx=}?!t!(i3ar~bQ zFX4k}LyqeUJ&su3r2v03AVPF9lumZ9L-^z-G_2$6(itdP?hgxV^$JaYuSFP!A zXp*|GSh`y1I6s^&swk=ZD@)e^UA5G4dMbYdmabc~$N5pZ_gT6@%^u(Xm5zPw>E$>8 z9jC|nLsceq6_)N1O*cW)@mo*#gk~>a(>-hH2wl!9e_W5M91mN% zh^9j?Oj3tW(?+@lnyy&WaX*2czfw)d_ZyY&I!hOWP95J#ny%i`)oS)o^rXE?OSfFJ zho7FhW=&U`LAOEE@wj?b4m;g$O~-u+Ub;a|H$8)HpQhvI6EA!FHQkI1x<@n}x(Ph( zJ)!B)ec-7(s_9}GbT4VT@(jAyG+jjo-3d*{$H1#zA~>k3T~%e!m1?@#8FbZ}ZcYZ> za!ofkgRWWARcFv`&~)=M=(;uC{0zE5O^5Cr&-&Y^>1s3`p96RVN{0Q=eM7sU;BqEH zA^z2M9cb*!`9dUv((x9$go=Lv2X#OJY?Y2bAM@PTKA%2|mM&eq6cbAj+M*x6Xl;|@ zC`)X!I%$`a+RGO*&1ca(tm&iXmJ}QcHIZDk+1}>VAAgMJC>(!G`6EirI|;$hP)_a0 zV~+4Zr1nhBfk+&h&{WtIYMLfjhIZG7zPY@i>{(jbn1hwU*>ZQIBY8)y94)tM&FJ)Y zqAd+&{;Vk9Mrq4AX5H$7!?mcWck+A-zBcgHE?z`1F1|ZNS{0ksl^`b@MYEyuPmePhg!|S>W*>xn24hDDWvtz-} zjs+j*Sa7!ib?~*!4q5#0nhXw^IACFT7Bci93ujq4+rnWAV1K^vxFKxu5y3Yo8gGqe zdO7qP{eg~(>8l#%vCvNNN)i_fA<4L;lAvx)uWtH6GnO#5M)WAG7+kI*E8&$0L% z@oh!fckp%L$EinH)b0eau49UyNPlPW`J|6cbnrHGlff5K+`vV&9GIi{`0?1(d;RrSK8(q~uD(Iw2u+cgpGArS zIrJvBD)3mr|4;y1#xGg;>lXey3*T?y4_Ua=!Wib344mG1N#v%_?~5uh&)+3f;IWik z7b>tHDWiSheBpYDVoV;tr$#XrkDu$JONnB<#aJ}12VMseyHa$y9Pp zkH0%bF?Nr?+eDYiF^m`s$M0=XWE#7Oboe_Y+voEwaN*efV$5Sdet+cs7V#GO<8tf! ziG0J3$T#?D%p?5@xgWAh0g#*?mgjW+P~nA8V0^6NcZfix9Ak$UN`b2+#z!E5QMsJ& z06uC6jF)bK)tE-STnk(-c~q9bc+V7iyetch?**qfhEH6;G4g6#LK_gKB6&blm%iqn zMvRqXC_-OXqARYiW#{f7hE=6Tv$>Jn=g%X)cJz-ib!MDeS);Oe$d4>fD(7Y-JM6?5 zDJ+|3#;d_vsok+!UV=wDULWt(w8^0pFw)x|$1t*#9j*9gWV%G%aR=`Br@m`yFkMymUpFFP|bC8;P$4$x2$ zvaOGaG-aulq6?i1p`*KmFwQ9=FwJtA}+-*XhlTJ@Ws33MIbgZTMH1-^%JcocuS z?mA$; nvpG1VN<9-jm|EZvKyAYx4?gUO}ZxO;mUi7IeMTY#O%f7bs@_Oa(VV}C6`AoMK&%A!} zH{hY;XI7P0u3lbqOC3|j>i3WETh~1aT{<6M--8ZWPlkOFJcq#uA1C$QzW~3#ia)(S zZa*FpxgBsH8%&FIu`4}-KV3Hh9mlJ_IL;sAdo0~i=r|qL>HWNemX7f0fk|_`Lc} zu@GD4I#2<&3J#srb}ZVGw>HSuhjTJncI#KOU5nrEw7#iQm49rxU;gdzPsHCfWIqg6 z*4S0dxEgb)wthXGm#hqo`cqKOetE zJc(=JHb31|%QtoY33OAr`>4+LQH`^YO0=I2T*bzQW!keC zKV_LXVBsLuL(lgNHv}y{BzV5hxglinS%T;Ll^e1wK3nj7KXF60#fJsY*Jn3`Ek0uH zAF=ox!Sj8>4LMY8ls{_W5~ELy`@sG;9#T2*Zrlg<0|Tet+*S*o-z41N;yij>>N%F} zHEEd8Cu8CO)oVQWfgMRDffvOfeO|-d2WIjidK5fAJM%FKfWP0+XIc6z`jEkATYNTM zYw%%<57Qchk63(!78!hw#plpDk{?BWgP56PmM2Oj+Wy=}ru+AB;BV@O>O}$jqlb&W zZr}p?TLTx;Jq9kKodzzZD}XtQk2m+3%`Ukd#3L3jsX zKMr1t!XRsyRx0wq-C7JgFw1tJ3zO%!VsbvZf!t+SwsdXj=r`wp5;t$s8rk{gnJQJrnqnb1K_H?;POKE!C zF2lvv*P1nai&C?x&t#VyRpJ4IpE0uW$ARw|d_Pk`{hng!_@1RW)~etChTpn9zNeM3 zKnA6I23Xf^0IpIZY?bbyrP~F3XByqGrQ>I=$fHx_F-=rI=viT>AvhU-53h) zCx4wjb&o*jryQ?)=Y-H+QF{ z%frL1vd8DXvbWvRl|aX3;B>>9Zk?q&U$e({l|8?L1OQ`s+64$?>!b-Md?Knc0 zn!lxHdhr@Ud2;P}cfFsRV-&c#yshzB;+{MHbIu7IbN6@uP4Fr=Zo1-M*1Yp)R`Hp4 zy1hI#8}!396#Mv%a*SA6If(J z6!#C@TcxTzZD$peXZxzo_En9uuZo*bNAe<_{BcNsP{Gr>i31i6S~z6kEDL8_IBemF zg>&e0Mt+KEP{Z7>(4*Th1y^F)bFFj*^x?w;5-;un#e-1s3con!G zIS;zInbEWVqBQTN>`-v^=2_8DZMB* zQ5^W5t?Rmh`FTMFrQ44PT{i$+qD0s#-Jqr02h8_D6_ll6EFI^ApGQq_ahPIA?c-FBk{$qSE{&Za_bft)6o!-yE=Yy`R z)$H-Ps_b23>6UA{u%^4%(ltP*%E9?k_UbKNLdzfLN9igp-9G5JzPKFxyy>OmIb2GY zsXycqO^2VJ_MXsmnfgQYxnBGn?3KTlG<%u)LtfK#TpllbCp2BA{*VYVuj)nb4-t0@ z*jIt)j?JRolx;FW5;V1z*gzhN+_zMqi*T4rL`;S7p?H< z=U7xdC7vFPZV%je$M#h>KDT|(jd$!Ax$)=@ca~1U;TQ{{U)gk|FUHX zs@l@j-NZS-@0e3DZzBdtj=nXIjx92wS!chJ=!U9*je_EnVE#H1{Csn^O>c-_9e4Xcbaljm>jqWe}>omN6=+=YT z=o1PI2Zuw$R5>hi7aA>^Ry4yo{?=k=@kdwv{<|Be-MfmuThcV4>EorG-7X7DdZLteq)qN%zq={-yb_?>e8vN&G_%yCssM% z-8CIKu5#)RuR8LAJ9CUxS#H@;?l-h@^YMD~P!`VE)_G z1JoTHE?pbDDKO0OR6SSd+HRui;3#I}-Pqh8IL_Nh|BrT3c|O`~WHeAgcRP0lzkm`6 zFOcEmj)(~$rcT7LEvMQ|bJpS1P1V6Xxrxo8n|AMPxQXUviK7!+m5(-v991hE7MN|s zaOMflop*@iPzJx1%#@a6c+XuGO?1yoIFmSr|5Q24METr$_;IWeV>VkBBI9KtDoD- zLYD;B^fb9gVj@Zr)6O4t?&K%W9d(ANt$i+SKCN@f?dMkK(juHo?(EK}(N4V2r0tQFm!CD56WSE4{B*e^ z(skQN;^IApRdFsHo_V_y2JFf$hip3J!B$ea~RwTADX`)R`9=4WiwJ<`o@_ z9-q+S;M)4GSX(0ZIJe8q_?0bw{Re(I$AkE{8`pkkw0c)tA|YE}47q2U^D@|cC>E18 zar2ipG2s|C1Nhgq`Pxk}%jSfpscW6;38TU4lF?B0tWn$@kGXf9dD0(j;;4{Nvp>ao%G(cz zWTQnQ9lg90MT~o9_$~Xf7sBEW=``Te|CmtAc|!=s`?hp+EFfps#G(o46A3%vK+5lI zBofJqL?gN3ya=90`QEAmKQF%>HmYGq&qt;?!Fu}qjD0Hm@;jOe3-N>J&IWG{e9Xb` zQ?a9eL%^s1agD6d^U^D9jL!$Jo|l?&<|T&xRQL>Sr81Z`Q4$+kziK-C*W+AW?kN zsnkzQ8N>EAVQ)~k*B59wHG6s)D}=pWfAC{=I_*b4_NQY)u9NO>d*E?$flTUpLixa=OnWJU#(!=(O&SLeg>MhcfQjHnx@J-{v&+aeo<1HK&6ivYMNxvjx{|y)^r?W zO))O0t8Z((cVn_4b@27f4h!@LR&vP10SgDI8hXA)x*=%sA;I%C+zla%&$4i~g~Jw( z2zz{wb3?@9;ok)L;rDqrd^6nv^aCR#i?eULwX9&kgx#TN*k-_hJqVDW{5=X;$S3N5}!@Tup8B8xA!_Aj>h z62YhPUt;l-1fM!SlPrF+;Q3wE4U;W?ip5W{_)?26wfL!m=XZNIOttuFf^SkZyk?lk zce>zH^*`O>%LLEw4{j*4_!)xdXD2tzu=tsR=l3Bu%(VDf7LHlC+`<*Y9=|KQp~B)T zExyv?s|4SxcE@aGvp!}Ep5JxcFx%qi2%f)PxnYjQ&lP-)qS1wF+OHP;P?E2vGPM6x zm}lYn7G7ZC8VkRNc#MV$JWl;Zi9?9waq346oEinfZ8%8hs9nW4lps7U-)GsIt6{>p zX%h#iK;wCw`d>zqCNbzFNP9KR3WLwK_-s1Q;KLS=H9ZVIV(}50 zXz)1}pF_XX2Bxt8A~XL{dez`_Ek2h<4L;A}^XMxEKf&TB(B}<)qQy_7Pa1r_#plz9 z48FkP3+P&dFSPhVy29X#EWU_V7<{qC7t=h0FR}O%Dlzy;7C(tjL{jZ3h?&J^{ZFPJ z8vGQCpF-a-_)?26rGGT|sTMz#K5OvPEPfgd8~k*OpH4#tUuN-T)MfB9EPe*9H~5(r zKa*A({49%~g>G%V{$ds%qauSZxA=1Uby(lO!s09FUk$#};w$N}!B<&)6+LS3vn_r$ z-DB``EPf8%Wbkt>elE2de6___)76rH5S<%AnrHFzl6(x+5X8V1v;EDdtK|OtOopdJ zi(f#Of#)jb>oJ}-lX|`q2QlQwv{yq*wEQ|)rMS$%wFH-8$>2~Oy_TJXu)m1DW#Gm1 zxPj~GegiL|Ap7kt=oJH>PtO_n0y=2m3+WRE zemCtha09g)cqKI(coi))a3hr%cs2cw4@5G57twJ8H__J&d@((0;AXnpz%4Xr;5GC? z17AX`4ZN1-8~9S;3qF;f%jnly|D!{f)AtO#j-E2`74)!y*VF9=zLK^Y_$uL#ko)mC z8$1tcCioN%P`=d1z!wJQaU&JM#q;SGXt?~FzdJJjBjEG#o8uTi54;h-4@i6n_zeyJ z4KN4Z6vAQJrzGY)6b2U1UjXxOg?Y^?mMF|?R&kaTem^jmMd8)Je8?591?DEI@GM|{ z1miePuL#dC%+0|c&-=O!&jXCB1P;*_iMfA*=Y3r%F@MA3d0*!nJl4pPc(vdoR3I^5 zAK0JY8@S)G{o4eN(oZG+iNLw^ZHf6EtOyg9o|O1HfhW+T61(}ENS~6pTk!cbBr(53 z6=6}Q9*L_3E~G0Z=69r`KoPym;PE~rv1`ACCQIy=XA=Dm7cNM-JcYh# z;8Hp)afQ%NrAH)g5_lTjEpfNN(`k>y{0>qSD5Gm7=68-FEG~7G#Qcs?6qrek663G} z&!QTMV*=M-sU=D-bmoHay}#`rSf?d zc*q_99R0uUe2i$0Bi_GQ$JZ6!&f)!|j=Ppy%%Kl5E^vsi1JQCv_!o`lJG4*ghj|OT z_wx2Nxdt5ezl`9z3|=>&KSJuaUVMI#jU!SnHm;)WvZK_}w>Q^rFt?7%J`cec;xZ4`VvZ_#-9yypCi z{eCU&{6@|vh5hp-A7VZ1iS%Gc99Qra9G@Y7B2kZ1Wj(>+ zoH#CU&?b&E@*$2h^3lNQL+8~FM0t?URjflje~`DRXHg#P&*w$5JaE!0$_s~aBAuVR zS(uDoLm$*~n$0Xh(F>VT?ymw3dxWpfl_>jcAB>s}b z35mZf@m7hSkoXf4{||}pmG~`5Rf!Ks{EWocOZ?9g_euOUi3cS9y2RZQAC>qziJz5tuf)$u ze4E7IkoZQ4pO^R!iN7gvuf*Sycu?Yhk@#a0k4nrZ(YXB>tA3u=8`!}vW^;G;#J9Hg zcl61L@MHLRJDl~pbKNbjv!~yawD;)0p$C)5TQ~LgxArG`#;};y+}_ncAT!mmNll|q zrpT^_g#zw;J6kge(r{v*o=!Ve*VMMHn|j0)_;j=#w|xgv7d4lbVT(4Qc>qY3Mq3ur zs##{bjnz<%ojP~Gxts^zH3+BFoIyJWU4!-QW8(Va{asi-v}0h~m?PgMxQ^}~wG?bJ z3oav^@QyLKRixe8(cRUt*@GM#JvL*aglTJ7FzIR-zJk*q6DGWN=uj)MS_eSnzjbV5 z5seRROZVsyPb5T(?ilFnZFOBtqcTtGal11<0MFsxH+ zZ;Y-TZ5ZdW^3I?cR*Z1ez(?Q|Jbhm)iZ`%hEBoN)bJx9SbZqI=Q2S0?M?{%eA>5Vyq$N7fA-hjHoAf_ZVW@((@_JG(Z;cl5&Jd#e0;H0QiSTs=fqbc!u#RF`{! z<=A9fZN>7wyi%~(S2ffzk?ImFcD2d^uj$Ayy6^jTBnEJx;_e}8-_gIbHNn?)95eRg z(Z3U!LBn-Db?6KyYaA8o?COp0d{6%v=j?7nKvLT{%}v{=r~fjzR9}zl9lO};?HcIn zlyUFl`-&df)Z5?GvuWGH~TRB;e-yK$50AJ~x)Hy0PGbDpb1xpz;V zupMagD;6)VUzBd$y5|(+^!BWpUSn62^OFipgiDw-w@vMU-o^`OqvkvM# z>!9AV4(dJYV6kT%EcUDe+}K)MSFXRb_1eBf>%z{i_8mCO`r=!r^v471Ia`w^pP=1D_%S&h>)ug4NNXp* z&n&_w9;vkS++RDOSCZChX z#EtveRI{Y+yzT?pAH-Qz+K2lyo|98q$|K#_O|R$sg$p-sRDb<_9UC|HcW&Oev2R;@ z&sO~A2)HfZxG`x`9}jByvFfBMxUx#%6NE2UR_8;gR`EiQTT6>pUI(+6b{6DGu zEw*&%RuO)QRMJW}-O^P<_n;DCt8_eP7?kK!X8IX`H~5DPO84(5xUL%k=DJov>Hfvi zy#dVaR0XB`M@z>(YO9q9Tcvy0(%lOkJ`E;=(tX6z@w(m(Nma^Tucd2-t|pCcy`>v~ zt}Km?ec9^uGVEcG``dKglhCCruky{R&W~51Tbm}`e}^&MUTv0pE-5K?6X9EyuG2&J zxTV|gp*vvdo`){o`NlqQ@qe;iy#ZaiaN*}9lbo%+LbiAgfo^Awv28GXDov;I_l%`G=%M?pr3*#UpO<%8x&i3g5T}Alm(M{xe=kDUphVaz9l9Y59gmsh zYq<(a$8oy7wb1QVB5alJY1A{4QbT*h7*!tsra~rNOo^~nx+mpv!$t%i^I9Z-^Ttc} zBk0tzXPx>z7r(Xa&@0fbW`PWfvvoZ7#*eNSI{muqW$zK_npL9Mdg)&GnQlGC8u_ue z3pzjL7=dn`kNg$n`O~#Q=O^8Ved=C=&QE!3;pfedZV);@`Fql*jvpfYq}%LMHw>Mh z{JjXBpY~Uf?@zZDIzQRGh$lp~ybq9Rve&$oRyx3p6AA-)$aeKz6E`o;xKlau_=jZ&`=V9+rc|THz z;Cbjm3Sg^#|FxwXg>F=l(5d$P0Cei!#AXh_QDp*k{Sba1!yoU0CP_ok;Z~Il1vTz_ z#rqHgO6Vfkc38S<=y-qDu`T{%-6fW8xn_@fr90Qst%Htvw#WHVx+#`!19S~ihg(=u z_a+Lfmt#M438}*^C#ieY(nZc8ib-9bru&AatA?&t>Tsz}+WWGl+W=j))Zvnu)E%&N zL(uWF50@90uB7f3OZNnHF{$JFR`t?t>0Z)wIOUVN%Pidq=t`wMG>4>ak)Vq|($zwz%8RC$)MZ(^4bZ9jV;{7t9Iv9m>c?##bSi(7HQjTT?trG7qUjD=x+gRp z+g0iEv!kBwsFpwW>8f3)RYy1gOjVu<5*T7f^6zY+Y_bq6$ErKWqx(v3j3 z4smR+O4I#?r7J*Vi6M@4v+<|WP2jhlZY^}G{ms#IS6R9ZnvS2rmA!gPHw0Y+;y7Kl zt8`o@J>3!L3ZxFFl&5Y~)1irZ>W*tVRFS9dbxnt#o;pmkN#+kfJ#__|ZczqZOw%pS zpsUq%T(@5J*P!W^WYDeCbW1bn+BDs=47!A-E=r zMAKcGK{u-DF3X@huIVn%pnF}@t;?X}#gJ9|yCQ?GK+~LY7H67oB)cMQL z6nKjN%Y}>MB+g8_8 z{K@>pFT*gHm0_p-~4GR4@6=VQ|y}A z{U3-`&#tZSoEN)@M^VMP<9(fCz*j6es%qf`Jm80#o$i)0r)_07dvvE*9%qNRp8k*nubo|bEF5AMmXb$l4CTxcO4;^=!sayGkCwR;aBkgCyIio5E zwNE)cPDNp(6Hi=R`xKPOi(0$aX=#Qpd)KD(=5OB&Iq`zUO?7qk^-C6g_FupD_bwy< zef*hFt(*2AvESCre!a4he|~NnkB__v_8X6HI)1KKfv?g2R_4uIj)}12RgRPSHapci z&`xjB7vYtz>ATnU$H><>71&M~8PBwTCV!Gu($JsBy1l8Z(!y=NJgT)XUVaX)+NV)F z7{?g9roMCWlCF*q5F9fzhFh_oIF=sUk-(VL{{9PAtXN!EBmSvdTDz#Gu6EgCXgU%* zE@<4=H_$bB&ZV`$n}Dy}wrSwKP3wT-iH`mY&J`EV8@BarPW=M6bz5s^&-Fc>T`_lk zIC(D^e>qOurQEO)ZJVP#ckz>wi31i65|8;v zU892*9}>L#D8z|`EIv!{d_Qpm)?qc$&lWu2x7?6z@nOO9J;e=Si;oDtO40b5WZKWM zaMZFFrQhifoRn+fJPS{-a4CIF+n@b8eMMp}Ci`>xqJaa+oURsps%BiAPkStTB^ssx z=2aRvKs?q&1@`B3yN21HQ@@7UpOeXl=)DG?W${_WYptn()?o43Sm;BsT;8z7hiQVr zM=U-f*5Oqa(7G%>$6A*-YVlDzA|Lj-4F+-i%<|=unt$&ek35UdqtD6xxs3;Dg2hir z&e!Mt9q_kFJ?EKcyPE497h3Ba!{3sjFSgb>E+I_mOa=!ll>J8%vHi)Szd}VhG==^@ z0N#c3!~Q^SHgF(0PKfKHFpw+ex#FkL7Y6dgcnaQ^{|W;Wh~NMD*;8TeOJMt4AM9Ua zhs11;*HzviF}GayuW`P_d=9gJjX4tYIa>thH|$S=?NtdJq2B;7<}}&A#&;xk^-(c@ z9+U_?zki+r*fQqt;wms^TPpB)Bjfnvd}O;(y!3Pa19*St{iAE;JaTNCWjyDHd6=Lm zUg{O*?_|6#Fn^BUmouF+SD_JYQnG#|n%}5PBFDxI$ul zWD|If#Q2yda77Zo&j0u71>PNAEUNpbNQTI@((|?bzBun7bvWEbw^pE}-=* zFKunS1XCL1)SyMJT8TPZJL2*7x~@%2$1Y!7ms#mO2k0F-8KS>+%TC!U-3bw=+C0*o z7e+&oM^29Z*A9b6!%Cheh861+F*v&^x@U-e?ws+_;prAtPJgPN@vQhAsE(syJ`9h4 zggTotZKWBR&R<%6jZEh*Ol@TPnHze(UAwm;O>xiQ`@9P3cbBE(d!FK0tA2kAzxjU4 z_f!si59Ir&3QG4lB6QteVB9K`LFt;UbRUGGB&kZJdoSX2dk29xq|x1I>ELcedv{6M ztFzLD`xNorNSRdm`+#NdeCYVOKm~qQ;K20-Dp@b90r>ez1!a%>t68V^TL+M?yl_Wk z=-3C8vcWdhZ#Aw~y%KaomoDA8*auWH3;?W7q7-NAp75!A13GRCDyXzJZF1+jZnJlE#2#yy|AWxzok2&={P^iUcIH`aiN?aP8Z!KNnNF-<8|J+ z9$1H;p1M*^m!Cmbt?AgV%AcL?a!tp5TwXdJx2p12ltH&a(-mjXb!$4l&UmFesOj|a zNp?B*X*zz7^0K#I)8UmVsk8e5AA#;>t%0kbc0b^3R7xHvCWF%P7VS2n;_Fbz%?ep5l-F@ID&UOgk(S9UGUJR`T?C5^x2_bjE1No*b?n=DsO4H zzcI=&#BqT&_jKRVnA>;{_mT;GrNCDvak0R~3b!0>qu5cmPYwD|%d_21#h!*ju{tem z#1a=bAl_*na{KJWZ@2$$i0z{Q2D7wr?F7x5#{V&A6ZX<#%MC1th++$u8=wka@;*7yswHI z3Wi`WSouIOX;IWuuw{+3xh83INTeMy(ryqoue5A(I>knuQ;~hio(7s19Npht(6}Eq z_jeDAt$SP=vbbFLILTa~{0)H+?1U??2_$nY@RF_l)S;e`7t>yd<6a;me<3~| zPUZAaGS)pFYmW6KL=KN7+j6kwxt^k&A}7%JTr$on-;K8Pba%Az>9(i4@4&xqTN)B& zY%t2mafRI@A}*QtEI#r@!J^ziqd4+74nv|Yij8`##bML?T>lu?`^?n$$k*m-s|=~N zLNoW(^8LJ|d?&W6Oy@qI zM`zDpG(;KRiO2VJ@|@{BdZ%7vGqvZ_sjENKd33USXr}UJe$E;Hv&zY?vHT6h>)L*@ zefb!1IE@iky**nu%OO{tV#t+)S=@qe{qX9Co~kYF+j{%KdJWuKy0m@~=*(lbw(S^5>=?LU;l^$4 z*TE5Jzx!=nyrE;?>o;|wi>&K{P22i9x}wyw71|i;VN2K6f&TOGzTdv7w&PD=G@2;y z_>b`0GZsx%dis%Q%$^;Gc6J=vc*mh}`{{5mWY)j`zz?9w;E;&}77o%u=p#ve(Beaa z=X-=3LKdGT_|&^mmc?gVe741hEk11V5y7X56tVam!Sj8{4LKGc6+GWB+z_?+T#L`O z_&h89Jd2-Tr9Z*qCkkHObNK7Hc|7t3pQ`_Si!ZSDFR=JR!KaQ-p~V+j`xjY!vBei# ze2L)sInE6w7C*^Kf0D&dw(L)~_$d}Y#o|jXzSQEU3ZB1RxM8ZrPqX%)X7SSnpDN#U zi!ZbGFSGa=7C*z{XIlJBi=Sojvn)Pl@iB`pxA=04udw(Ei?6i!N{g?u_$rH^ZSk`$ zevZY@vG}=yPu2fii?0@Zs(n{m{5*@FXYum|pSnKGxA+BuPo19&EWXC#Yb^d8i$BNW z7h3#6dN_44LzDdg^=X*Lxo(m;1eV9SUTxr1Z{%vh^Q>MsxVV;TEqhPv9gY~+XyO2U zM&o&$>p~6V8#fhcn8&%Ae2D%#b@9U9Sr(r~FB^Qe#b?t~1|PQgFn!wKBNiW_-3Fgy z@j0~F;G-5F73*lJI^=P#X8Ceyxv_tq#plsXgP&mW6Nr6dsSw2V-?TrGe$E}WG6dnZ z!Q}Jln86oVd;vXf@P!s%NDmr(k;NC$tp;Cg@x`>&;7csNgswFBNftke&NukU7C)J) z41S8mPoX@6FSYnm`fcjwj`laz;-}Kf20zW>r_m9EpKkHf>9Yo3X7Ocohr!RV_!-n^ z@G~ubCcW3-XIcC#YB2bi#m8vA!IxWnITagxg~eA8`_fY(h*iJL_E%}FTN%V?W0S8U z_SvUG5MC8b9`^@>pJVZJ=w5@LYw>ewr@>cSd^LU0;OANVJZdrc`4&H)>I{B?#V??# z247?GHSQvdvI2M=X|w$2&})1lPx1>bej)vf#`8L+Uo!9_deFd&X^(;HsoTIy=rRK@ zrFsJ|qiF`l2rC1xpr4@QUj<%u?Rf*giykxZ`Ly4_7tn_cd?9rj_}#R|zztMu;FUDl zz^jaT7!Eaxbv9G^TTMq(w?y16FQP9RxQXsH@Wphaft#t#z%A5d;5AfZ;7i0<`BeIA z>4X{#fk=lgr5_mhGT{R?rN5j$Z}96#U#HNaD~QLCso>ChV_iaruA~bM{wiYMlPWm$ z9^$ciD)8!D|3?9A9e7Uowt+X$mks=W!>=o^8n@fvuSw2(;Amb=kNrPzlH81V-UN?d zN#OwfHJ%?B^KFplJ+RM4#{5jj^B#T=f-%2C^1O#17&x1b7&uIyk(eKIiUJY3MPh!& z<9QETB<9OrQ6Nh1HE=GSXY8Mcfh2DF?*0=fTVj4DEDB7d*Kz+zH%Z>D?`mo@@I1OiV)uB?r^SZ71vK5jHH0Ro<>wsw-)P9G z{4Er}k-P{z55~B@<9VIOs0Lcy@rVHoY!$do;t$GsB~QwEC67sbSmLb`|C7Xn603F6 zHc31p`A&(CNIWd@(-L<}{8fqjBz{KXA&LK4;txsuHHq(#`0ElsEb&o^za;Uq65lWJ za}s|=;%`WNK;q{menjGLN_?Bd-;(%IiT_1n3~;O^)bFUopO^TU#GjD(+Y;X`@e307 zO8lb4`y~F3#Cs(EpAtVL@xMyEU*eY}eo*4?O8mIQ-;?;SB>uj{pOyG!iSL#8e@VPo z;vYzSr^Npz@y8@SF7Xo*|4`!VB>s`a2POWo#9x&76^RoPzbf%AiGL#TfW$wQ_(oLz zc;-Q!Y*vw+iGi<}Sg>rM6*I{@TH&%@%^_0pSo)$53sLo4Zxelk?S1KX5b^2sT}Z|@ z0{107SSu}^9Yv)vwWSA(MD=xTO1m3#yf9Omvh;SOFQbT0la5%*Xl#{mbUJl=x->Vn zr_*-!cWh&ICeE%a>;sQ4=?_LH3Jo^{=`x_GG&yE!%Z|Zxd%5$qtTqx)v}2al*rtH^ zy0r1#X{#iTXwGapOX&|#9MS32?TOlS@r!F~w_x!_UV(A!(Ocw2%5_(Gfj+I=VzCo7 zhi$XXxci7z!mNF~+9=!Gl(;s|i{V+jh&t!x>(rQDv0hqyE0z=M-JDu+CCR#Lq2WZ} z^B28}J9@i}y(RCOwX4D;t;#h>JwxtlXX#7ra#++v=7?*h{}h+TOV0blab*Wbd==_w z-PF~wtgEg)-K@V%I`27ub&EY$XR2H5xja+dBG2`i>K1t}&{Vg`bA_h5I?pAV&MsP} zma$syxmeY5&jq{AE?U-Ab#~D*EP>{^a9f?{!fkclmj=%(gXeW&iGJ}s`0X8|UH-OP zx?e$8hCdZlIj*sEye3_`a$IQX%AiYke9J9et%okh(y_0BboPD`FptLu58d}IT`zR$ z>Se^z?e(ztIZL@d(=a>)6$K2=sGRki_pc?LBm!Zw-!tHD-U}MEnNgSUA+`r zx)^Y}Zm)-K$kOfi(D9lO_&-_R zM?G{`SUPTJ>FSUDsOk1z^w7<)bgy~n981T3^wJ$)d~!C@W&eBW@`tVjLs#vgL)V0% zW1kc0(#0owLwA*jz1u8Zw})4X}*kAqzeCl|uNI&KMnNMAH#Gk!RpSlA+bv$0tPdQ34j=_)aDxbPxpStIL>LO8p z`CIK%H{?_Iq)*)mpE_PE(oa1neCi(cse8?*t_lyQe)8AmQ}>`x-Ag`oCGhp*Cx7dF z>hAQZV;@L<(hW`Yr)%)gU4*-sx`*)%Z5MR7)g*)Z&3VyvL(uWNsS1j#M+6>OlA#%n zfOuWRk0a(a{P8aQ9#n}xoQlbCw91XgP!Qr#*{s8*WQ^`5O;?*i_nM}w%b+`<=@wg_r@cW< zcU}hFK24Wtt)=~%j@z79IUdn;%9mKW_VR?LLX$ zXu4Gybdfo!_Scv}SE}h&XV6t^x{EUCmTS7E47z4bcX0;Y22IzTLD#M6S~BPcHQkyF zx_z4Nk_@{2nr>|d-6NXr(hRyMG~HzxbVoJaCR#Xu91~uK)8Fc$J z-8C6>`!(H0O*h6z9ds{presj}U)*Xjk0TX!)ewCN&x$H29dDsasQ5*=Y22v*wo1nx z37uQw%0*r5WNTH`EndE~)~AoUJhVN8q>s95sWa)LuHaChnOBD@z*tW>hi@o2j*Yu2q3e(aF#fCjZ>X(;){Hb4V`#6_r=!bN? zq~eOkNa^lwUNdVqe2^6!QZW-N?rPkfOhv`=dRC?`Dq@^+H$RR@1=eA^_E1(+Zc|Cq z)TU}t4<)h2##qIMsZd+|f zSvqy38+Ky_hZEo@G&$uFS<9|2arnOu?Kz0S)-h-JyyLT44pQC*s#!cbyJ=|2yblNV z3tPjqe<+;y9pDN#W^Ol~8yXE%Iu)^|c=r<*)Bc8V2z*HLw4a1NV(254B=z$?>`3PN zvfn)B?7wZ*kr&?N_JZ*Gp<54znkF_)X`0bgQr<0cJ5(S0a8J|G0q2wS33v+}2;6tH ze_wywhnoj5jJ-d4e{`U^-)(hS2Va-%uJ%yy!IIfMI8K3hWBeJ^7Fwb_`eW+2{F25E zQ}@Pe4?AtEa6D@dMF+Xv1P7fee1}>P9xa&dEXW=W;8$=#&av?EipK2YpKpAqF?f7F z{w3hmgRx4gaYm;B-QT!(ut7u53=U~1xU(!!(s+NMqOoBo1q&J@d?bnUl!tR*f;f9h zViz^$HW!rN5vVQ=)I>&|nyh2Dbbqw*mNs?lZ|Tm}5GoGmQsU51ZRo>UmzK-6qqYfE zCy@QI`?a(EMCso~`Eq!=Ynl}a8#nI_-WvEAUn{GvI?3eUOaHFQosuhy$7e?`6Wbh5 znZ{!ylTRCdw>y=(D1%-Fetuh7eB<7%TSK=6KXQ8Y>ek1uy`fu!x3Q&D$&+3u(?p&= zwD(kP=*QT#F}`E0+u`?@@wSy1_Emx3GgcPgl&a^I#n*qZ_@+~;BRyYu#PFT3Ol^nj zJ=1Z@wC}05JN+2PME+0x80$8;9iROC%k0xB?p%M>``UTe z+mCyGjPG34uOD|H561OlW$|F9^4NLOkEec*;QIOV@pmPj_WiiKT2#Nd{+;jcN)&he z$M+5QqzOK0Wbnq3-3_s=zb}~3*;(&#NbR2rVCb}VL@gc#d zuEimX&$4i~g~Jw(2zz`#azn)8a|F-#4L9UieAL3Z7S6Nq1Ys|x%wat}vpyzTIN!nr z7A~}Kk+9GACpQ#Xe6is9xy%j47GGlFNfw@L;VBj_weVDt9zRdIVXDPX6MU+Er_qZ> zdzo(GrS#Vt&whA5DKUSdVm~||HE^njXtm%|Eyu+(sNJ&nt1OvS-e8`*i39Wljb}eR zn>EaSc-Cu}{qUH4h~91RSr(r~l?I<}@!2%d;KLRlrr&7a>VoLmGSiRHs|F9hJDNSh zy!>YkK5Fq%ddT2&EgtJn8hoC`=TVozPq6q2hF=W!!(--eA}u!d&$sw|nq=?=7GEIN zKUGIKNQD+(NUv)jHQ`ms;*02i8GNzD7t>b_zQp3;m(AcOS^OmWw82ld_{p@-;HOyp z6uREvOD(>XS`B`x#ZRRsgP&&c(`cpS`AiDZbc>%(^&0PhpRU<+XeOT`$>7i|;_+!J zI25CA8MvGtH*f{rZ{SKAGH?}bGVp9#Yv4Jw$iQ={)WFsBCVym+!NKaAuNZhfJ!fF} zB{OghKKQA<`P=q6w9CK?solWm60ZTKf`eJ~3k_UHB?ewZzf)pt9a>Ds4O~xOGw>2R z0L&)%v|zsOMm&ST`|6Ka0!ROJn632vo0=XpRp9kpxlc(2#;X;;mhpTGr=DG0 zp39~J`@t}-pSWM5Iw*?5V^{@6_sI2NZ*j+NGv?zO1)j;<54(N_qQgWDjPFDmy#0iG zyaFF|$G1lBO~s4-Kbf+}^%ngQ{&=f&H%t2;k@k_!I_9x$lUr`5jFBX9I^15O_mEg0 zH+s93!>3mG$TV*-+N4R1FLArX$duqaB;Fu# zr^HJo?vnUIi8o1%M8y8rO1wzoZi&}O+#~UM5??3rRT6KO_-cuJB}PZDu)jrOG!}uk zN?b4THi;V~PDtD=@pg%^v)CVv7rRoRN#cHqS4lh|@p6fGNc>)jua|hE#5YL1R^ma4 z7b21I_^l8t<;osIp7h>_#drJSTl+V4^=S+6;*CVOt;j&N@966vuyzp>$*j07i^eSc z%hr4Pwzqc2w_*`pJ6*9NYHF2W7Q2(ww!}fflX&~i0nEfV6>=Taj-8k$??EB8tzErX zRCl1OuWv_Uz&3&9Qk9jHO1sizvZJqy{hhmovhv_g-WQGx%zU%6hBUU~?c2s47+y4W zOx2yt56Qyze&w}59n_AFJ~;z08H34Z?QyIi>^eu_Xn2r-v-ecnNHKgcI%ExLt{HeI zv;H(|W9nApl&zlr)_BK2&-LQ?o#L9wSWMUTN`k!M024QG73bD{qHAj>8joOv-vgcs z>bBS9L_CgiJ#(lFDj_Da-DH$t#541TJbv>ymb?_14k8Wb9(e8C2d*6P9^S zj9%tBF?y-z%;=?_4ilDo`b${i=`LZ3r;~sso=yVJPLThjm>>^dI%uuxqGVkR%*%i3 z6z3BmdFeN!eO)|wfA{{7+SxtVQrPfyfj*7#$55z?>|PSn{e+ksl?1Xj215@5L?&cv6t1<4#~TY7G>UX&iL%(bTgvU z-Qdo6Mox7aG)^actbH41LA!?1OoDF3qn)qSz!yO1ISKmA&3Jw_;Jyd)dm9IS-sN{A z71ZzVS~@)Prq%r%FJAoarR?$hMS(J=?Q_i1;gOhPX>?z)ba><^ye=dIvL(V{D}P@? zY>DJ}qjaCK>^%prG>z_7OZN&iWtvXaOTyA|;bUoZpRw{6gHEp(mA{KDdp!R)UHGmE6h^5he)6%^N zUAprAgQfc!biu5449gpSJ?F~S;I;l#XqkO*Vx+kEErP0lX z;RxbEi@@{r)3tkiLJ;<(j990q%V}}2b!9jJespagw?w&rkja zed?Zsj<10#c;)W|bbJj|!ArLqjm1xS*-x&Ya*X=4R~q)0ZX0y#R3WhSDhJQM^iz%# z(D|vqdNf);x&(B7>g92tx)VOrty=9CD0CqOuvNeFEZy_ajVKa2)m}o-;s0c~GoR=H%F>0Ho%rKj_+!$p#}r@ zaY%$;W4?y5j`24wT|IQXKVKJFqjX=gbgQAOmO7lGN!?#sx?U|^G})wXx1}4GoQ>UupT9r0IGs-5Z*2vZlMj z(uHs{SM3VBB=g75%Xg_kUH6N=sL!>B=(bYBb%947&3*-OLQSwVG~L2Hi$Y z7t5gQ)pX?6CUg@sYbmwN!ZPavp zUGTEktLf@8=yqwkMHzH=YP!W4bPsAe_0G)K2m3sKRMRcd?C~{(?@uZ`3Eh8bH#}Uv zMc`|uuKQb@+&{rHn+i(DTj&xh{vI^;oeE&9bo_lBP9*)$FI%zH_x!R)xq#aIvU};S z}Mxp9#BKDB{esT=Wg-btb#*4XDQfxq&v8#u<=M6W30;zWAg_-&T-PK6Jk$VMN8ZZY= z%ppSkj%-Hx%a0^>Csrn$gj2C;P31-7HK zV%3h_JC5vVDBq28D(#U3%AANsS0$o(dlJtEp3UbNo)MUj8E`W&Tg^Qh?!WH5z;Zc1 zaE08eS%NNm;&7-UU5y6P#zxY{o;Vc#boO8J95jm2usjZ89-8~RHoGkzJJ)&Pp?L6k zEH*NIPs2m;*md}L5sJ0Pu3Hg^)I}O&?XOW=yQ_aB{P_qT{YKZ9(fs_;_hIWz#&&uDkA@#$bEkx}5B2W1typ9f;Pk+>#*Yp@J2*X*laN+n=*b%lXmj`04u&*z=OE@ZCg=P;KUkolyqz%(y;W5ec&PEtomH6m_uNj*EzGTG z48+&m9Gjp0((~Q-PrJ8aZ=5Qgj)#vw*S#mc_U4A!(Vm*=4>dd;&%61K?&;I-Z&($N z-h5B?0~6QWe0TQUc__ur4`e?OEpB{{aby~5>-L_N?U=#XElPtr4U{`=^pyM$zY`a~ zb!hj&=%+(XSgvdiT5Q_Z9oSE3-?{r^)qxj+`wzskj^lTE&a~kEeGLb+cAopG9NE%O zBwHda2#r1w{wL8guE&ybMWYm(I(SXl({xwEgvJk}rE{D3^$YGfFuRjxUyp_1ekNNa z?dRE>n74^}s#H}f&N%(w>g)}1itUfT6pxfoZQs!DaxaP29BZoO>%4gKe<#my}G!rkP!MAa*e%tkP z-OkhoYEF`VrhPdtUU`o=nU5pCReS9lb~0Z#Pp9qi{c^nNp2>YPwcFT9^89x0tGCrX zNcVKwD(72;hw)=&@eRgI^uXoCH)T2&cDeNP@jPK~d^7F!GIk3)+6;N%Q^}KVYpbv| zey;}l^_A~cZus+=k1W0p`I(QrI9|W}oj)I06!#B2A6Zp-+WE*#o}G_;c0Ter=Oc6T z=}=d()b<*^(+XdQO&qXrkTyV{x*7&8J|uX4qI5&Z;u#7M^V3DHblZ@Kg&= zv+#5amsxm*g=boLmW5*$F1K)ng)1#wW#QSPe)(&H8)jSl91G92aJ7Z!S$ICJHQN6I z3%{49Ydp`d&X<^sVo7IBn=Xp1{_#FCPM8$Al)_=X#t6{?6I}-Q{MCfeM(Pcr|zjn9s=o_-|=E&$l-9A$r{4vn)P~9ya)Fi_fOJ3_fh}VY<=aF~3^F z6o^nCfSO;Al{vZ`wd@+68*uTW$OXx!eKgr@JQNO`Y zw)n{uH~1+QKZPzg_)?26r3(yxs>M&GYJ;C<@zZFk!B4mN=@d5jGK(*x-}2xc8GXTRW`mz=@pI{XgRi#uYMNv4^DKTIO*Z)X7C&Fiuja$&UVj%@`~vzd z6EZlokbYp`bLkla*V5+=Tt~wOUPRX$crk4>a6PRu@De!gRH^fIc_~da@G|;UQ0JG^ z_YAy(Mhtu&eb&J5qB{+IKJ^*+0@`5U3yIg8Qo*5jQ zU1I(^$^HdCFEKwE6$OgvE{WapmC%sHZhcIm9TM}G+M>W@>X6v2pDA>OflKM#2A)du zCEg?UpGMOq?iP4Djf7`ge)l`kYBGN*ojVS#-p}G5UhU{5)0^ zD5nRF{VV9B61(+ZNjDjM74;Z+HeD_8>R; zk726<`%kz@0c;s_y{N$WG6k?@%yv{@%*R~?#;JEZSI>2+0{dSuo`>-KizteI#hv>Q zJ)YW%_@7Apsyi1X`Xl#iU{d%0*!vd1xQcr3+0A1&n@7_$ZPOQQ(zK)xN|L5+ilAu| z(xenDP_b$yyLq&`C2eDpLQ#Ykixw_wd8h?Z3s!IOq8Gi?tKM=gT=W(`{Js=WdFc(> zE8s;1MMXvVe!n?0XXi}zY__kfLZ{u#`OW`#=5@}QGiT;M|2bRPYxseqlNkYqT9k+Y zm(WLiyze5SFVd!Hq{U9zrL?YOv@W&O#!zJZA6<(_FjS63-@J$N8U*Ve- zZdLdeg|{pG35B;R{7Hpd6#kULA69sm!u<;0s_;sMZ&P@c!k<=ni^8`ne6hlxQTRfI zKdUerLs{O>Dcq;;r6cl4UD2raBV>go z=dlC>m(%2jI_^t4=0glDbFIX%wSaPM*wo#l38-m#Z45lPnFc+K09LO78#Y{_1H1ZRv;jLPE9`7$-PPZv@cU2zRrflCSJk;1IwX#CJRw{y?#Uekx_j2f zH}_@`44_g_vul&OOy*gv!4X2_bJJ#Br#%}x2D)@Px_gY{5oPEa?C+HpFN`{erHa%d zb7<_wbuJtW7+gaSgD-=dX%D2M$*Z`>*}N3wXC3fzgePoBEN!Kth^kQL(as zG&Z1aYL5{PK4+sF=HS_esT7Z44qsax>!_TpFP7I(hph6BhQ@{S8|xZ<4Rxet`5Wq} ztM|2_QCH_{LZdE2gmu0~H0tVVVS8lBh39pw>+kEB*WJ^(8O807Z|JG6t6k(T^0g&W zSLBv2MWb&`H2NA7Y4oj!M&D{!!8lJ4t%R%ftY8!5L0~(=dI`9RA1n) z^x8B#G%5>devik?RCj;aVR2&CAttmd;OJh##+&W0^fuOAGpD59w{xoF=14uSYt?~M zlH>mJ<_pWyC3F%>bq5`@E~MFAK}({$fhXL`N;-2dBl{pHJR3)9>;+YLe2l#~5v4Kq zvI*ZiSs8obhmo(bm#NcEIW<~YHNASq%+qRS&7O1OjK3fk*I*o&V>S8s(eb-3R~|Wk z^fB$}nmmp>Xc?LMxYOcsTp~(>a+>!JL}tc^PvNw7CKg#deDbG_Z@R_X1zwR#lU`6A z7g@YL2v5g5*D41-k=;6CR64$Ti}!WNA|xoMd8b&s1CV1l!gZQgWbwktZ-vWBrTa&O zLFDEs3czcpovvq04SRU2z)P1u41sxgmw;ETBZIH=_Zu9T>0aX#-yti$8^GgOg?2iB zKe6K551y8htJD3C#XA6AxsJ@>?X`HcCo?w<@8cGa38lLauCjQvUr?4Nz6TJ7q}=Oq z3V0Y^a~+^`y*My=Yk()XtW@ z-IgWq2U+sUO0vt}`C0O=&yx4uEP2>!Agk;9R`9a9Zr6jiQeRy7e%JRY@UppIs_?SR zCf$u$^1cOLy8HQq$f(XMv;Qi1xkfqk@u0HP8A&*Tjnyx9hCy2ZQ2NOx`q-X4Q@dIsLT25(*l-h&43j10WT4PI>q-eH4R zmx1?+!K=@}%bl6J9+~U_l^Z->1ARU0dagEjP|NV;H5j~w8F(!Q59%Ji@vSm=jTv~| z25)f&-k`x_|J|>=+YKH^yZm^!7(BMCe!M*f@9Ye`dkr4Hzy0ES(BQo-1MhKz*OY;G z*x)V6zH3hVtt5;!9>R4i}35IKqJP-et5&_WHhS?-}#ClF#O~7PXdFCL~+T%N-JD1c!2?1+XY|T3cSMB^Ipe zyj(=1mxpeR$HKSX5&OsZ+V~6WU!OiDcx&@x!G|hd=*+FWwDs1(;Lgs1zFjN#q$DDn5?bvo6k2uf-c=B<4tN>-Ugn{9f zBeFQ)JmOBtqwtQ_63y|7r`pMi{L612%gRIl`H^uSSb{N|Om&;O#?G}h^Tuz8<55O* ze~vmHem`lq9tX!_6~l~+@4@30*Tre#VxHer_9Lh{IB!!{HYDoj*S;ZaNH|44`s;jL z_O+*yh^~4+TN09R(w@XgdlE-)PeR^8U2N67?py2txGo^PIB4M<3+Gxm&%*f@4p}&C z;R5lm$PeFzjw`U_5h>?;#BmWzUMS^!UpcPOk{5}8@|3sO!jnB~NV(>Jz2eiO4S`EM zI5pbaBIO+Qbex07h&sh*DC7GN^MeR$4!t;N?XjIBnmqg*G0(uX8Q_)YifJBso+Zx{ z`5t+`CC?YXOce>`4O#M#_@PH0w&Y=<_neBNyg`iWe%-?_u=oYy^B#G`l1Bt}Ikd|W zg_gX~vuAb=dbZyBC=v;r&+oh_enH4%D!wpqjwrVH#bUW34?tdLq#wX&uXoSwvDTj3 zW!9eCuw6e~H>N8iPLae4B?sBhBOZRs=j= zPo`5!f0+EmKNLLY394>9YJ zxST#JQK#1k931b|BbER=YZp;TtXFI??yP0QU^~Z6g2*(#CAp?iVszLg#(0jzn1qmc zp~9#vi7^;1P=Z$sCC>xGnJy$Q_OWa(dPq1fKN$Xsx-JL#tgsS{GJ9+AD zmsN+-St&PChpZob^8nE7TFyE+yv z>ZzN*u(omJX2qjX{nstMi57hfbZklXwQPv5>`z{XO}^XY#^q_2f}pb9YwjrJyHB5U zRqe;rBH?_skitE0V&J~r&|@kdp6ZbobW6h z#fktvQpasofQl^5$^cHuWVJG28i>ZqfD@|w|2}j`*eA)ykB;v-zN@v<$2}I0?{O_7 zS05KzJigc2N6-#k9_cQ!cxw?FQ8Id(x76bG`S4ysIH+zp-jCyp@zYMn_c#Jf-ViYR zqS|TRHxXd+ssN&z1Yh%Rv3M=uF;4Aty?hV>W_;y{fMwB6^Hw3iF&ysci4wF7ZK~YnOH3z zcofBT`dF`_(Sio>9@jzy>Nuw0K;L8Jh70ixg0$;#d^UbOr4+vqcm?paTaCa90CeT$ zJxLz##~1N4d41s3AdEb=O`11k@pc)!kipw$@eY8;bQm9f9p6ricM!ZLgptSmXxzI$>=DK$YZ;uc`I>jmZJtdoi3`#XB-v4-xF)ZAPWt$4HdZJo<>QPlwkdQ`52NcooQ3adI9K-}Db~8W52gD;E20UQdX$zPz?TLd*&bH6?Z|t1u*vY@3uFfNatTSs*FTOYT@Ud4z16lpTO< z$_QCty*zLIj%8Cv$hJw@0m!C}kOeN4=UuvE*(oDr+oTNp#VtG4Bg<_sz)nxsG>u&v z7z#wOV--W) z$Cc*~i^>(lZHA;>NtQtJw&8<@yYOpky5c>mZ~D!J;oyT#pnxk>Yx!*eO$7j}$wR z;(DYAU#19F8(3{%wMkYRSZ$EDfkmGz)MWDxuy%m8L$Y>&wFA-}V9}TP0_z}H2f;ch zSqH&72dNbFU0txOt1GX!b#=kAuCBb^*41T- z-mA+L?W@Zay;qkh+E*7W>*|6v;_5PA-mA-eSy$J2Zff@hs!u!bh9=z}jEPK|e)^&% z5#E6{xN~dbwfEKF&ZW<=1i}(HP9Tgv!=6Xj^EiGUVf5v>NWTXA&eh=VqA$-ySOUih zgwbc%UWDz%@m_?{m+>L&c^p5FF#5a?|6cNmyI8&lr@^P*bnU%^t=*^0*wQ`qpO%V8 zr?qyy_dVjL6}9^-meoS~x2_FkYwWQ1s2z{li#E$(YEr$?&cy(K#_}HR9!g&Aw~?Ar zPa)mop&2zB-LvBn&mNhdquY~*y;$uU{>JjN92q;>`Z1piemVI+7n!vL`8Dc)uBj#I z+$a2M(JqREZ1xGWpGz|iezly8L)WM?!}?~g5A&I28z}4J+Q7Nv#Dm{)YU<6Sd+2=C zW}|qxu)ePA?_crIDeqrd>(H(Av?_;EdQ#u;q`u)%>Kn@Yrz_Ru8%GO620*Xgi-Q)< z5%a;1x~Jq=@?0tB8`g2TmORgr=UMW6OP+7ZLzX;b$-|aBY{?5Od4VO5Sn`M^FSO)^ zmb^&HQ@xEMOI~c9Uo7QOU0u*`WBsx>>^MiR5m#|j&K{KGO04+DNI83FjvHgiOQk%j z#TW_a^`32D#?M}>;~cq0TtP-Tdy$SCYsFtC<$QxWuFR5;lk!wga-1bEx8&uPe7q$e zZ^=+bL1Lv=7r@?)o+D7Kh=A1*h;pR*#B%fU>RH~$gwJ&(N5k{619@yLrTd6Br) zBQLh(#bUrCFR|n$;$n|{j3r0=;E|VF@=`I~BOhzY$BI&qyv&l9i9Z>WGu(5_TR-E( z&ph&SOI|JxdF10Q`FOG4BcEW&Cx|;e@`;vwqWF+UUSY{A#Cnf>k|m!cdX&5g_dpJ; zU3klfJp&DS0P=Sz%xcRKQ!M@zvCNPMAUE~P19! z2Um+Pd+-c#vj@)3OU&`$+1QtdIdfbEb^; zc%Hb+gU=8j_uyKw*@NrEdpx*aEb-v^;xrF#5XBz6K>S8$7C!f!dd9%qv-BTwjagN-xjB>t{xQEdP(cYwRo``vH zzG(K~klYh2#Se=DkGw#WJ>5%K>#810e5?6YtWqfaZ$K1f-xSZr39&3sv~M66br z@4zw`E^1VmeFpAfG(%zb5z2yN1#Js5eW(0o;?KB$iP;C>9!Af5aJhKQgU5@1_uvU) zkHUOMmjx$^YZcxjRDy`Yv0zxxA9zk8j+S1O!T_=5^#BE6RJU8V2_g|Ak)N8zmszf0k53cp9;YZTt3 z@P`zBpTgS}jw^hv!UGC_Sm7>(KcaAl!aEdxufo?UyiDQi6>eAf9~3@UVKfR2EGP8$ zWqCiU@Y@ysn8Ft*{BeaZQh2Ar?@;(gh2N?0Cl$U4i5#^)z1Cpp;8qj^y*-zA^h1+Z zZL;DOb|p3>2eHjZe{$Wrp8j-{zRkV8ax;yz5pbgmM^WDsZ#R^OvE2#I>+jjPZZKhU z`g_(T2L^kvorzc5-;Km2#QUHi&T{xMscbwVkMX{~j&oM8YVT-2f7PN6?D?^=!%<|` zMKlQuM}HgaJs16N>q!&=;!GNM7x#x2gW2fg~vZVTRm&J-KhCbi$GEE`w#gw=9X#$R+2QFDvV9 z<`r6RGOy5ji+P3C8_X-T-dR6q*;j*L%%btl{j-jG*;r2 zj42&kHm-d9gozcCCQq4mA{XYIp}qt4@Fe@=_!M=WKAvvz_`RcLB-f&X zaWx6bX5;fD^<-@aW+~4cN`-~OekPq)li}#`rkK-?9 z{%F%SU3t&6c-20<0_%D-fyZxZ?R5Q3wc=Y1JgiCZHSgCrhRD5c+)IID587$oAq1Gb z7VtPGqMhb_83875HF%8-P)_skiRR($M7dUK5`4}3opm1!gBMN1ifY+ps>FM}BrOILQw9MpP1KwEU{09*q@0T<2!?1{qkLPVw@##I*hrr_) zmv#_KcN+e(9NPUHycP}MYnjcP7s`&;4<6eh?fl||d_26Z5eZQL}4<Ug z2O0CH9{jb%>922}YB%&Pd=GeRPqfp=>nz^A;2qRLkoA4f`5Bd@jN(cR!DIe){tJ-Wr29D+90B;LXm!yVBsz$-uk8;LXjzyWQZOo`H9_!JC(Xx8LBMk%9M!!K=-{ zd&c0^W#GMN@ai-0UNd;}Gw_O{sr!%5tlxb))!;42z?*CE7G~g`W$+dmJbQib3h>^N z1A=mBZlz<}Wdw_l;K5qV7l(41M<2XC9ew~e-TO6wuX!BUPu6!yYb4p&Hea;3!7+B8 zg>Cb@*?=1Bd(VJgMANtWmL0&4R;UBBB156J@bbW{@X&>c;GEDQF*|PvYeARgw*BV0 zvczwn!@9whqDjWGLNvX!?_;gEv`%l|u{3ZfP%VaYs!y#7z*hFdF>%_M_$lY!3Y+0$ zn{SPkS5~zyZ=TYAQN`zClb26OZk_R!<_YmVVocSYP0M2wmj^1x$6l}6R)1Tpvo(Nq zYr)z1up|D`eYYjXuBd9dEfyNSEm2xs)qGp*w#1&`ozfp{tCQkBmQ5pTjK&} zAZN&z*oq(Rd+!iUTYn;kfA#IxU*B3QX5|iT!}{H^&D*e^aa)2G+IbYLqAUk8ExA!L zu=;A>wtFVFPHWAn4$l;FC9q=w9C0WsUL=o7@4FyY&?ctmK(@PYzO)F|79GOo*0b-ZNUWoyTM;Hc}0^@h5V*NVx!dDii`Z?9~Y z^3-+JzX6u=xJ5qt>wH{nh`aef)u&z1qX{S1^qgGNbChd(^exoIR?X|a!A`sD0>X=f z7KTnf_RF2|BXCm(XY`y7{R$@46nZ(-=%<9xR3j)To&PyV2D56pLn5S@Jyb zN~#EmE#H#oi>EyDkR=a^Z+qlnOCA=V^T-P2r!Q|ewl?) zjyB4l@Zhn6bG6z9pn1E;gU5;MJ-A%-dGL5~u?J5Ov{9&C0Be|NYf-xZMtOe^z#!(2 zI_r;ka8S%t_YY$e>%zk!RFi+??O7@*;gZvqkm+|qLrVaA@73MQs77Po{p;6u< zam2Ox&S#P~$iEI>JL+J6P6PPFAF*)1h2Lx86&B`riFVoOczdodo==V&1u>|>CpofG z+2F=NCx-B(&2Wwb(KdI3l5>8BHolkB$H^Qwrj2oymo~<$>4VRB$(um`Tp^nrPGw&+lcgK zGF=Vj>+MU!7VJv$nbtUTo!j@QmR!SgK{gQL7M$N@AK%mQrC?lB&$WT5ZdB6 z2gfKUPupdd5$Hg-wlvev&bKOeS0cV~V^6OehsVY<6lvoF8=wQLEORp}OsK1)zN@ie zQA2Ha8vR(u-nTE+--vg;ua0WHua0WHua0WHua0V+ua4?**3U#8)H(H~wdfH7^0+FXYr^X$Nrmk z=vGNL$>MQd8(j(4Y2Ge`K;)KpCBPb&l}h&ti+4A8EQ@wJe}6!L8Q=2&?C)r&)4do0 zCa(s9)tUrf$H#g#dHiND%b|I%famn%ok(_p*TfT*)4X2-GgyBrk;n72(>%_N8mEih z;I(LyA+vdhv*gtv17`i{wCwo0v*hgt4_!{z`Nj8Qmhsh~BC;uOFL>Fc%WwB=c(ez; z(k(^m8rb!+3cPgr`!UYdWoIG>>hL86WM7>-?E|Ez>Pt3_Sdo>GHco$7l0shg|beBwyZEgGat!d^-)^ z*bKbg2Cpmw?;e9UE(7m?!7I)Q1kFv z=(cG%6s6z|8aKE;WL@%p)NVT}?cW%Qa+*gUygnWNHe~8j4d83u8H?0b-%-bnY9G6{ zp$=Pw!;NkqyN~aEWB$BNoa4@)i<-Qr@6UgzBoN)<+Dqo#bFe+oR*(q0^X8^4YnzJE{lpqebnuOZ%4X zz)$6IU$E7gRTnk6Lpg0CS=twfiu(kAI6rr}bFMgaBl2~~&0FcdKvhBeqdAnGn;h4C zF04eKo4gr*pe7F%r+32Av|Ag@3(|4s_@gyBkLI)m<8CT^0bstq5PNn{ZU5-fz@vdm zT-VCU%Wp}1a(qMcEwPI8f4%;~@P*>noy$dJP6ae3BF*LP<5onPo6f3=#bTvxfzz65 zL!G5dCf2_mUqtQ6`zJcOgDTC=N{>`Gw*$; z&aT=Xe3RNX<*hbyAZxFQzUFyF9%?O>9Ov(|8b5cLzq<+LP=tro#s7p8Z zhQAr#>M0ixUL3S=j_3!UEwAHpEP1Y!vsHIot|iZtay@p4PZvv`FXen2IWFIlhoqc6 zC&z`PJk_#0a=w{Oxkmh=Xa3oHa$MMozrc#Wz>-HSdBlq~f_o?^F3&l8(yvULli9e?<5#leliAJz49_~wIQdD$yy^m>WG}@!LVEF z!IQ)!51uSu*8@99k9H~l+k>Zy|Kq{a#8*A|6!9q!KGoWzEh@S^@=C#Z5AA5z@(d52 zF2;LswfK`J!w-lV;;?~ppo!tFpK_^#!YEjO)QQ<4&(k>Qnd=yf4cmXFUCMkSub@EWD7vQp`)pwNg) z1TRqdEec<#Fm!699CrE|$isM?#H$ouqVPKu#@LyZOihT6?&Ltcv$qGA0Tp9jg3iqY&b492&cC?5xudza zC*Hr(sS6lAWaS@$3K6X0T>)LH4IN#*o4PKQ8arM6>o&{cNE?jaAcqAFo}PGTvSV|y zJ9!z5bse2;yoJ&>Ug{ej8bEaowTt3C-3!xb0FBN*Vmo;!?aIM=-2bZH5^v{}PRxjh z$kFPPPrZ51D>XkhJ7%z_$*~0)9>r8^WS%to13L0yJdy`jwPt3LX=(Ya6B0d-7?IPIz99M)S!XO7LqfwNW+tqZn38wO~-DN~8aT?m>3?Pt!rP&8wB4 zI4!6#s$a*x79IOE>_2O#k8>;@`&?Q^u0H-bI*IHj>iF0vs~|x+&7(~XlZWn>oa?rE zuOYzXbpxBD?mE8jTk-XQSFIz1uX#Vju^Hbjz%l%^)4T%+FnO;4r^X^u@$I+LjRKeI z$l&YvXanDjk9M@u@%C8hHi5^w)=tOwQ7b;$MwzNf@HOvx97E(@k6Qquz}jivMueNZ zdjZm2H+0WEyhp%e|5Q62AG+5b-fQ4RH3`1vv1|~z`Qti_8`AK!u3nCk?FCQA!61En z5hA1BgLZd=$NL4J3!)o8^7y*|Jee-!bl-rV8cV`=fD3hM$C2^fTZnSuP z;2qXNu=V}Ic1%AjjARuaww>U%;y8{UPhmS(4xXu#b{L9T94Fv&Ne+L+ui|I&UNm^P zG%oKki}wn6Oo#Cyd6&1};^me*?HYMZPp7-v;!Ool=g-uc`>@5UHh9HGd`XKp*Wj5t zbLU&U27|})==?QUytBa5z z;iBsMpfUq*s==$uz?*CEcrW>t<1B+$oq@N);LXUuTVwEM8a!Lqu@}54MuUT9MLIqM zc=fsNBe*%Yu)$DH^XP-ur^8>z#ebg$@HJ15K*{wn^ERC^nyzEx`~{AxV-~uOxA4I+ zbREycj_cZ1P)=JQA!Y@Jf^FetQWua+*xfO88^yjtK}|PPYY}Z#ueh%XzpeNkz)x%d z#&0WrVk5$c;cvw+0A0QZHbNtEEz*E}o&bK-4{X{5Yeo1`W3R9^P+2PN<5179G+EIX z(7J*03~}fh#)4npzTDQ~`~xL{8P_(6S%pJU=d8Jbr;DJG7*N)CpqZ$S#N7O+^V+u7 z=Ec7Ko40@b+rQcLapw%FyZEda7W;BqBdwycLdFxV2|hYGuG6lCthlw@l}6?kA?JH4 z!_5`3&%{LZiLPB;0d;2Wec|ZK&k5;xUHP2w+5CIf>C3FYghnHy{*tYG#h$TteB0IF z=cmJ$>0H*V|GD8{CjGyqI5!)euS{|9svc_`d_r!~X;%Y-qU9KVn)Bcaw zUXRzlj|k?9$5L6s*?HFadE(zZ@_b94FF0PRT@FS_yy=I;4IX*el841*9(jQ!FA(qa z$Rn0KB9?mOg_gX~v*#@B`*`zLBqn&yFSg{xqEyLwS#t0sc+W2pe^wuMlm{R`tT5{& zfIW=8x=!VmuG4r+*J*;K>on2Qb*iv*ohDhjPLnNNrzw`M(^M?oO1S{`tbI5IQNB{E ze5K+uvK-F$I(47;fy*MYyk)_lXN+`g@D$fx5PMtP<8>SENAlT*l;M8V_JP=DP#5a^ zs9(yLN}MO|Q`m_=UwlbnwjtDo`k2D}BBA}DEef-zPF<*XDabx=^#>YiH{!5i>6BsH^0;AMm^~-C%<=#z&v!h%Cd8K6IDL=wGDv zR$Zm+{J?Kf;hM)UDBAyFZ zn1D_8e078dw5gtyb^r>wY2(`DI!7zPZyH;yNOo3NU)b}$%{>Ey)z$I-4ZX=usnV1E zrkFmvOlIEra)GPd<6QKvj)umbx`myKYSZZUj7mOY)t>pj+gZ-{-OlojXey{y-X8uc zH^vib-dbrjZj2|<Vbu;a>&$&ymp79f|h>}hzMyVZIP09(+%F*b= z=uZ;Aw&Vy^VsvzAG-B{_%}yhR(NYK3Z zS-dYomii7%@!nzaz5-r3BT`PscP+4)zXyQX=hIH}XrsvF4TDgsN$@qV7sn>=CE%3? zPnYQei`RscrW!mQAFq=c-x>h+DYer)&TEsWKht&s=(Nby$5RlV`Z|Qo7hqnuO8n5B zlss}>8%-*K-QcnBt({KyGz388I_{y=;-Zwy=KUp0-clsQdr&)_mL1C6C_| z*_7iS^pzHjpY2&S!=^ zwj&4dGkJF#JaRPe(-!YugNNi@-ZqQ3-{3JF9bdxYJqTVDVa%VY&w)=pPyP-Y@$os< z@$o%img7b6SPzWP)ccrj@m@1{Y$tSlHm?Yg>G=5V>BpOD@SyVI%bRQP*iQS!cb37! z)VeQkg~7|DAF{^aahlsN-Cl#o_n{x}N`se4Kja33$9B~(zS|96CjF4R4IbYke(~)$ zc$xG=9x-@)AL{sQ{f1}2qwb}4`jGbypDXQl;wJe7BT-KC=!4g%!)M?kY|sF{=AE&) zK5Dwr^&1wc6Gpe?w1$N;^c&2*kVG3a44Chlz)%3k{J9N|8OFjgvy_7mn?tSDRYA3X zju4FFrF~*{`H+}ie%>#q{bAu#V*Bd5SC&_FC*C>f%GeF7?_IeH$2Uz{6?@Or=$v0Y zJ#JV`FU*P=;BH5%5iH#&Ds#`h9&z8kvVCfF)*qe@L`&~OzL5UZeWCXJhXOZ=8%5=% zt=Eg&S8oR=C^=KffqTonUk?4xzF&w%{XaU$v9-Fv-yWbpx4-y)`ZN1yNWZf0Z0S$g z_%7*B=zX8`$0n|Oh`gfiI}Xtg#lHC@{hZZ@UZDS%i(dEx{Xd=?h@hzvzdL9AWct58 z`}EoLe>H!}Qu_Zh=N<2+|9oZ7`|1Dp#4B#1|I@^2Qd01#8Zb3cG7?HJ44sgf8v`@d`F5_H+6_{J0p$a{ur{qFI)IvlyV?_T#90eVj8~ExU_Le>}I6{HCWG z>gb>SRO1r*Z}~yf1@s$#&=RM=;PDmjqd$LW)i(Nd|9AC`^yfViyMzARhr7Q@f7Zi^ z`{|$d-M&NgXFNFgEdA*ZYNz75CmEm*-CS z+AVS7@_Tmi(?FEnefxFvOTV=HR{AAh+ia{3XMHoY{=$8s_}Z_A-g)JhL+9=Ma;W9bFNfGp)Ia#u(5%Pzg(`pY&CsM5zY{8Z z! z1OId5g24ZL@V$W-*IgU<#YJ}oetGtxz)Lg!5O5oQHC8?7eaMdG+)!Yo)(iU;+O5GswtIJtmJj)QMSSM9)MZGQ5A!>o zeY?>tft|?o*>>ynarh?M+p90$AKxJ7MY6MF)wsB^@$~t}R6{VqAAL_l_xuGtUGEi` z79hs%R>?RP1aIzxegA=hvllO(UpH6&sasfEKew)S(R^^a`Zk~4ys3Y%XUpm5)dH^t zzG&0h!HZj00>%5f2F^YM(=|Q)mv8F7G<5{o#!Xn)d|9%)Cn{$k%u*kHS&qvNUuIU2 z(X^^R2Ir*i&q>{%qtyK|?xHR>a+W)j4Y=z9!i$3z#$Hn3r%uVS7fn4<0Kxrmr3CBrWyeaTt2gQVubcixLkWFJ4KBA)g?=3rq^{7wXpR^5CG@4lEr= zW1*`e2VZ!C!tbS!*FfRr#Jpz|ZXibFTjBBineev)S8EI|qeBqV&k;Kj7crk{>gH_l z;5@NHVTYeD?Ld*wXOy}*T0e%*Bz1FMhLCbTgVfE@YpMCnQ8y>`Y!W+Mh@_)#jpusd z`C__3d`vKZ^h(y75$;910eIyUu6XJxL^VL?xc z^&CVbh)U}INL;1x0wqW1U&tS~R$G3m%SFNePReoUzM zq6cNG%A{T%QhQ~ft9P?v8YXu}lDbDFb#-k>9|KiVMomVMbTS>6WsJ+ECH!eJKUwa~ z1vQv~L1&Y$BeHy>jo57H+0fN@MT1z^fmB(qgD@%tB#Ye}-`Ms3O#`|DWoUOt!Y#vP z4$%xs=%BS}Xhv8fwGozM+s3$XT^+Rzi{lHr>K3QbmKmL$VLPn9&rPq?CTyuo?dW)< ze_l)(ZOM#yR{RM1swyip#`U0%3-8GhXWGw)A3;ZrXJb@KLY#2*kaU_VT=r-bnI&V9 zPk3IAR8=LF$K$hil_$P5$|@_-s!MZMBEYv|p8M@9@{0-rV*};EiGhm1q(E>gq$y>U z6Q`+ioqA{IBRx94i}*g(P9J~J;^DQGmd8PR{CD+U_-^HUSvwtHp~Y(fp<`D1>}{JjXwYp0#&vA#@R7@%5{;A>t# z!pTE-NV>TI>B`ZocoT@zV z<-beLDQt6+*1n0KVqQj?Lv8V96mWovZIKKN_u-Asu5M0N3b#cvPHd?8uey1OZ`w0J0)3^XU>cO?T$Lql5< zIBh7mZ!v5?h@l}C~C zG=-Z4j~srWttpW@7Rl7{RwMj?dz`zxG)9{f7a)c}n>ckPe3@od{<+t{qC?Kmu4HNR zE~LH-dpps0(t%D!HQKhCf+44jk+$4epwc;pj)Xd*rH5SC(t|67orjF&xDtC}wTZ-m z(19^bZ!2(Kd$5YOD8dO{ZtOJ0QbPv&7*4+Aahp>YJa)@afwL+QUXj=-eJ9Sq^3u)= zxXTu}Y}d4_#eq40_P00}nrZd^WaPibDuX!(nCVe_yyG(U8+FU2!HJQ@Ql;>kfH&Z>2mgm34bJNXBXM2r8qs-|a>Ak`CpLXnn z>iOuSz0Qm;)48@zgY!CZa`0A}{`jBf73P*_iNVYH@mbF#NPx@bY|tmvvun|jZT%EezBFICgN-E!KuH;I7L zPsca#U^3q8%+bcXyRozm=AZ{U1~+wV-q_ue?-p02@xHSSv*r(U+U2Uezg&R)Bz zzpE!A+BbsAa&JH-44}*0x1gu?4KN?hKFVKvBAj{Pwd|pF^)#2`G8?-;#$c zdB~E7EqU0I7g+KFOCFK()O#pm$qS`CmH$FZUL@tI@slD;UTmFTY{^TcoP8U|m00pI zQqF#&QYlZ>U#TS@Ystr2@-it;m9NZ_kCXD$^&KZZ;JJUwEnFj(8*=IZyj5X- z=THZr-h)#kGc8iiFI~quc!DUf;`=ls(hhUPUK|wL3_0z8lo*&g0KYOmcBup4mFK!T z3QU4J0A4xle|XN%x8(Wac8@${$wQWXlCUKYi!RUk1(v)(w0PtZOAeh4kG#;57m6~E zyvUM|+`GwJ{$lZL>XNZ`t@BI7_dN13mVAu(7mvKuk~@3p=*!E!o4o0d6jt0btZ;JSeM?O`qYov^h_DJ6Ek)I-B9(<~3_28)Bc(`@}Q7OtixJugn zP06Q=A8P^Xn~)?L1`a|nC}qkRJ@G)kC^pI zor)hR%r=O7Ki#J=+cfU|^jQxMx%N{Wd06y#C;mcFt}xqdbMGfd zUMzl!>&yJHP3GQD|4(7I!QA_4pTbW1rQ&uE9xJvg?8H|lx)pZHJMM_>sd(;BrSlQN zATR4Vc!4t~M4$IF!`;|Qv_)xEq;f>_aR=ONDO1EQ&ex6+Tbl_b7ah!fOYZ7 zhl2(i0!Gxk>2hpCW#vi963KN5Ut!ng{(gMC!iLLcT!>V8)VVSk*CAcp=`!iq!BE-k zi1+sL+8)6!Q2f|F5`!?%7KdWWVrk=rsdjbDZ(P*a&={{DsjrfO<*%o*V7}j;QVVMR zBqz6X`d{46X`n-1_fFv)3|`UKBifgE$I=M!@-S{erqW7R4lx|V2N*MRcpT5bu!D!!03O51 zNPB$U+-x3jjpSA*jcFR z>gr8}hOFLusi1wU)Gs>-O|gTq;P63ciXDvQwl^(qOBPk_Y!=hnq>fqBc2@^4DK+m9 z8cs@WJXfCAe*Jjrs%xQ=jOF*JNi=7u8yp$&prbanwYcf?&<04 z80h6+Ig9Hzex8173arZa%q?Orx}&~vaeYti!ukGli)mQ?bBlG0{ALjA8hj;nev(E% z!2+v_F|Bk$>i>jKo1~k=QQv9UmL%OJKjB$A@|hgIwfyeHBbv!!L}^xuL;obZnH-Mt z$eElIw?G^zJcl3KxP1KR8t`M=s+~T58UZGc?VOg8tB?Q9;;|h}y+2dDFIc<;a1=l7 zbbQw#z)W`sFq%o%XBK`5R@AgsZsFeNm0N1$?%;9D7tU&1`M2-BLh`Sc{Hq zYh4&A#Tw?uH^qMy3q<$E^P+#b&n?4N9I-BTh^AkC`}Nm7m7P$cP2`v-`0F* ztm^G&Cb#0~%=q%ehs2oZuBKq~a#gzBvUIyqy1b!AlrDtQl^!Y@-YrYE8zs9#mh6t$ z9VpoyDA^q-*&VUnvShpA>yqt`#TLwni)bu9jI!;{ShmuAp|<;DVtRg6etW*ODle+? z+H+m|^1P(1izf9@lV7hEm7wcw->4NZj2SQp)MfXUCX;J zzfB;1=NK!Z^}V9*Hzx7=zHRsLu9?;vkk{JzTh%&dMd{n;x5nzlCnmJUw=~LoU3{V* zcYkAR@Y9T2hiab^hUeV_>-CO9I9oIA0# z2zNl>P|=FOaN&yG4NeYcw-%hYwLyHU@@mHAJX@9O8Iv)jDXYqr{OMycl5yTOr$>^nD9+dJ zVjL_PcX_IeOU7N6825pUW9OO5d8Ul-=<~++wRZgeK9X{k>l5L(;Frz1V7n}49GufU znmEidaBPF_%`=xUpnE3S%qJ{bRNr;_{9~#f8pZxA8_9NyeDno5E*7%geE2O6)`XLD z3n%9mj&g26-$GqZyJr5~l4qiT@Zz9_bHrxwb^FLKA1^;w%K0vLT&^Y0lXAWz9G7Rw z^QD~cUB~5H@{pAC9q+i1B@atE-vN%p9@(Dq6-YVXGma~;ZJ`4TT5^GhCio+Zx{k3i1& zcuxc|-}EmYe!j)e7rQ<3kR=a^4|?QbOCA=Nc;p3^yg)4X$Rn0KA{Kb$g_gWfL_P8% zOI{?VDETl7O*`n``YINMO1>NQ!TFp&;S%#$;}?OOaIVHbQ?~%ecDP2@8()cdRLNP# zoDceUVCUGu9B1Ms=a2H+fH^Lt@pZs@JcjZ~Lk9hE8X{Ve)%s=P5>HtzWD1M6iC1xAN`K^5lv(4dr z)}0DJD6zAKn|!t@wCf#H@)n5;#0rJkW^fJaB8AyTlm!b#mBMTjxCV6!BU4V={kHHk zS_q%=?^yWr7XAkdUuNM;EZl10c@~~vVIzBj^Ld{83+)N-yU4rLT2xeORAGJtM1UE8 zB<75hN3f=|i5UDg`jDSbzmuQF@Z*kM(ID1nCV+#DY90?*%BzLg&v0OzA|k*C6)quO zt@43FM^!lU!FcANY4#rRj!$9YVb=kXa}{@L!aJd8K;UbW^H zzC3@85Uk(GdsMmLBWf8Rh8g8~r>OI0(g$DG4|u#^m~I8bQ8?z8@iUz9HNj_o@LvR{ zsrk|=3M1097(P|CqqsR`d@~e2M`1)N+gW5%%4aLQOko5{IVwTQQ8^N~E4)zQL?S}Vz!#DWw z-Ef1?YLSM&b@>@N1F<_23}$r<_Qy94ti>{D9j>y{m56WL*wf23ggyQJoBIX_d>C$U zcXD9#b4QTe)4Oofz#{jV}I+_O5&SvsqeP*>7TAcdXi z6;=;anij{={BRR;njtGtwlr>-+k|*pnUUfVEli5S+|%B^(tAMa@@a8f7BADSqEv9I zMLFRL1nG1dd>W<`o|hw4W>6J-d=wf|k)=^;xDYSGtW4jtyI?L)J)yb{R|TBDaXu2I z<2yT79yx#Xv9`;udF+#D8JYU{T~>VTqp*LYo#sulc&k9@)g<_u_ZJ+4>grw`z%k?0 zPV;_>0F(C`@Q^0K*Stq8-Xl2anKZmFSUk?*vtOf~j_(=-nCU(N-fB&PuX*b&9@hrO z((o>@css#MS6THhHC*1Yh%PU5;u9 zS`40!+U9YLAsgP^;F;y{i|-Zi(B*WUAFnAdJKhah@}2;1rJJf#XM}cnYw)0ClfOam z%4O+reu>7JK%Qb&dgfTu;xf|bf9GkqNa;N^u<4B@T*XHT9eB|+Z`SIo&@ll_~ zkEhr2F+N;EU)~BMJ`~B9r`Pf^KAhsq>owxbwB}T=44Mu#K)|}pM@c2IT zi|=lON4+IK-hP8O+2Gl_PLF^mH;xB~4v(31wyx8~D5PooQS<2IozSOF6NfPV(5nG_ z%{!y6&N2M&EFg@Is_Rt0Q1M6Cb=t!M;_+^fUX3^#JA3H0hJLzErTfBd0qg=07z(xR zSQcsvU|r#bxi>Zk;$x+L2((BX*M!FodO8C9``2Gra9!a3&b;=fx`z`tg>MoM$3*3} zn9_BUdMADRidTrrJ7UkS-`4zWXJOltx>Leq=7SleRJ6}x5GcE_SgF$20ub3#K?+eBj5(!3`pNo}3ra84BZGSP|c zJC+8X{`n8?bu9K6^V;j|mdgI1sbliDxVM3=H!+nNS8gZ# z?DbPJuK{Jed>@+iVd~suvft14@JP-@ljgc=94#4lwY2AcBysSasNIpKZ=TDhDO0+3 z{hQ~`Ji>FCPwg-)i*jGNJ@?w257V0ck>ufM;u&o(1iq*I^N{)8VSmj3+>yFp=Jl_V z^>EepBdr7TI`I8|BK@<$PBxMC6;`Ql(Wy_xG|QzRLa>WbX=)8m?{i{##*>a z>@?)mGuo~&J?brO@!+6}*BQs6ZFlWjB!8S}Q+$RqzNhfv={o3jcyUnNZ^)^)biRQF z^p^eunBS*NiF!*54LS9ey!>1--6PMln?*e*?!CbH*+!KGi$#mVPJAUo+c#w!L|gk4m7Hx(S+G>DWyGO$ z)PrI=+Kp9Qjj5O9dH&E|FdvaQ&c4FIR!4s;(j`Pxg@@rYyq0*a5W9%iDSaAL+F8U^ z3eQk@y3%K9SNbe13Tu5BoW%HoS|6rK;T4K+>%*Y(B_D&|9M1~kkHl|Rc&WlG6|Pqp z6GM^@vgBW=aHGN(Dg0K2S1CMKVJzyE=bx$Y#R|_tCXQ7r7Tk%H#*Qyq*?!(J7|wTMm2>zV*xW5{%&#M> zmnR3i5*-6D>);9J?EXmhy1wKldyamCv}Di8du;sH-y?N&QU&#@*O-;0BuZf>jl{8` z?K7)>Wa>WLW=>g8*aSr+sJQgRJChxolikV7U}Pet^Rm#@d2u>{Pn33Z%Jz+gf=R&(x#~d(bT4a zvG)_HQ1d->fOH=SDa&^*`%l{GG%c_V8+M3YKtbp*Ss68{JjKOTN>Ww7LPVSqG@>VwRo$6*{{=1r@O@B z4Fa=&r=8}_v3TtBM>Pq)=28Cu|7G8m;@f?A=yrK{`@t*X3CijC{tRr!cMu?5IeupG z4ugj-o9lFZyg$tNO40w_$7+wi-Mf`to)fyiEEuyA57>hWPF=c$xHR4j4Rs*ZY-Y z$lzttrx`YQd>{J7_maWOq)#JI8LVGkUyg_P#aC+ZpbF#5iyFMC8F;k@kGe*F={6a> zQ!?;Y8oX08@L~opnt|76@G1?St!K0qyeEwZRUg`VM(@H+@)QfHoaWI-6VJy2v0dAb)r&>O$32Ue9v(=%Gs(AemxB#o|T^gM51L(k|8yop^sqipnpV7sWOT~u8k zdwBgd%@21*pxG0Ej>*l??a4{r+?*2+og0Wwj^&>_+0_n``Y||jw+n3#R~nWNNMCLJHX z&okBc(Vly3`Z$^G>hnEF_vX@RQE!xNtl=~+THNr)u!f@wee~D*xM{Scsz0rzeU1k? zl#}`_C-qs5L7&CBiMpH?&inT@bU;%sAiOwe;T-V?@T=Vuax8hSl(YSJT&^Y0v*dY} zJYUNBE#kO*OCFN))L3B1l82={)zuDL@&YN>Z9Ts_z2%KaIr|Hai&*kPEB!)CUL@sw zcRH@fk{3%k`!tR#7QgV+{}l0c15+R5OA510)Gy)Q@pKOU|LnaBU{uF>FFxn&Q>)h^ z2@oLQtR!HCC0L1rH%{#J7>m`&JV@jqZ8F!&gWdS!m*ylOhvcL4MA`a8<~3 z^16whLH^uC&os@SqW#CiCjPASV3f+6O#<|4l($UhDqMv3g;A=7AD*kw!)UAnaNn7Y zCfY`pGaA2fw9lB$X#A$}T!nW*7|O%)jrJLDG8(^Gw9h!lX#7TTADVA4+IYT@{2`<9 z8$|mIG?It^bbb`=Gw_}}w5Kq=Klt8op1}nR(3;_T$^AzFgy~edeZy)-!=MZP6Lk%v zn-~ofa};0A=(UVq%;;+v4V`EDJlHi*Jp7^bb&Q6@QQFUF$b3q-Fd8P)Dc#Cwu*Z1+ z_71RB0kccU@7Rb`??qO&4jQ|f$i@YOSxgZIJ2I(L2RkyEB7iR_W;2^2q;~XRJAI_J zpefE2Q-l=9FhxjB#K`6wm$C6kYIltlDN6&|JmWDHJzbrRO^wYN3=J*`&TeP$k!3(F zKS|@arbzy$sO^QX!>A}e^jKWU#uvOV`~m6fxws6QUx4*me(HLh0~gfwAEv6F>}2hs z9l}J1?F+WG-0}O{BpkMfoQGI`kN()Ea(U3CWz?+)BzfI{Yl9zmTwc9|I|+ag2f>x& z$|T%H;At6fZ-XB|Q}J^Hk?!B8<^4dyVLY4}j?6Z_tiXc7qj5DL&ozw$9GT7?DTv4aNK2JjES4thgfr4%CQQabp6mA_wlIfXk(m zep-I1Gc4+3xnsuFNpl|ZFk2`C}O@C8i# zjIwZ_ZQ6Qu0r3_kjIc^V_K4y!?#Fd+0C#a1*H6NgFkgFU#Ai?GaSbHw^Z@b*=x}Xe zXZARSL#ePaUg&)A6LoU`6?BtDH0H)1e0^Ri4Qah%Zk;6dm$E;bTUUkOS*~Yg{hHW6 z!M;GgYv@17{R_l=!+QO4;*a$ncU5r1^}*=(TcocuYN5PzbzRH;8=Qm?=+%Z(1rZ1 zK%=hA%(s$nn)o(}ZzEqc@$C}dP98P!9TML`aQy*y78p&L!*>##A@6b~Tou@P?}sMZO@O|P{&YgcaMo-EO)(}XuMeA%ky8T3jyf!TFR zP0O;aHf{1{)AXfY&lSE^K?j%;mGMnaEt_HtSULF6l_Qx} zR%ZD+KJ>U;wxR|z_ygLXoQcYypxFpjR9@>TaUzN?ls62tIIicof0A(b16>I} z?l=zPEy{ZW=&c+CSC0Ej33n0bOz}G{;fg?bruaR@aJ>77{giaSHyy65`_KT_2G4Sb zaYrZPy7R*yYr-2{h9Ps1vYT#bP#R2DLI2@H^!;J_yxXp?i z6>!BlaN`25BnR%4fP?Aztl>@wI80BrbR+~^E?r7ez?J2YcTvEJx)fPw07DXjd$V)L zZ)Kf917yYk769fr4zJ)H=l-9E2X#)smE)++!04b+t-+;q2F=S?<*hTg->67a`$DgR z-Zs}6_|7PrYeU_zT37sPL1-d2V!6Lm(a4;M(|ESGcbLqwc$I{r`C!jr_!;g9?q^K2 zP!#k9aPK}tyoKMlx0lBhPf_rG{~rd*qZ9UtlEZ!#v*H`C8ykPk=}^6 zMEPirR;}Fe-$8T4ll-5pJL2)kx@9o~e5616NPl#t`Xg3^x>8kJ>gMa%0Z%!Fm}ym_ zEd*`Ju(~vyMdDj2-^tm~yEn_TQNEVq+a$i7^05gsoL%BOD4)+&;E2gA-%0t{oEXk2 z@e3#)n+(GhNPHLNV^d~0m&7lW_=OU`i1O1-OOeDcrhIJP4OcAjOC)}Y#4nY?FC`~U z@6RpK8W|M$sIS_|XuP2Q>oyae9uc=uK8|_}XV7J23B#i=%9{|zK&byR(<(hfnu&n$ zEM%z(Zz1IZjruP$-%5U!juJd=llV5eS8H0nUEUqp&c{9=h;Y|;(Y?iJn2$n&_FN+C*0pr-`0Le#!%b zEABP?Jrg~Le8WUnk#Q3}mpo{q=SgQY%_l9u#~`s-XIi`V1t_1$$2t%7gQzb?8tXXJ z5B?h757HW?ZRGD5jdd962fxW^tg}!*`1_2;IttgW-NR_ClTbg{$!M&DaP8VU6J1E^ z8I5%eu3f{up)q`{Q*iCt&w)tOCFBQ;HsqC39zdx>{i5l8!}pBw#xuZua8+BFJ`rdP z59wySRvUAEs>bLVMtj(EP+8zSmkN48D(8Ae!`d`T2N_+*Xc${l{8fw&F&gxn6dz_Z z=rbwZ&S+RGN9h|F4SGsSuV?fMMsHyBDn@T)bR(m0WHe0t(dRcYdJ!bz{plx-h8NUw zeI3zw$G{-y{03q>1x=;k+tJg#vj-N?4fS-v;n|m3Kxa~0rGlY5j&hZv;ET)MU`^XV z&mCEqu&gaJ6C>CIYQ-tf(X*$GGh!C7SQaUt=9a|BXrqHYNNn?Kx*ogundaotDEGjN3 zb$^KJYV!B2|G~#>*v<<>h}8XGNjU6hWWwDF{s1-Us}ai`e}=F5=iv?kK%B1RxX(%9 zjsOm)BDv$Z`y|{+0B9TpSB^uyF8oi$?*+Ke6mF}8`ySx1kHsCAhiMb#y#;g?2f>x& z7D)22A6=UP=aO)^hA|WF|G=}rN~L2H5ShX~C*g2yqB}#lXC&OgEV$20xQ_!aQ~ZuI z9CXL2I|VrSpK|;jyKwv-nO^~-Erm++WZWO6pEc-C0t1YS2wj zW_C8+bedE@7jaSwtR~L5=p9*XO|-z-)zbnk5puRg4?DvI@8JA)PbdKAN^hgK2oMp2 z_E-A%GoLeP!=b?G-u8r|kLZV6ZRg(89`%v4?`g;A-^buDWa1fH&`ZPe22n;~xUEt< z2sRy)#AEo&*Aw)_@Fc7(jl=WkDr&X`)Eg!$4@aIe)@-6DOToRc7F2;4$IqxiXVccx zPTvGrhbRjk09%m4gl43&Uip4u$QDsN1`TrA9jUi}-v(<)ZK*Y+DFmz^^}!j~u3#mV zaT96NOBOs8C2a zo}XvvZsJFqE7AFY5X~We^VX&2Hm$%kdZjdoCLOX_1lGyiVZC)}mHX82MHvh8k}=if z0P9}vYT>4(Jgv6Ro}Q_35&PtLpZ(dX>ukkzXfzI&K4&|Z`N1YCBfm4N<@a(q>5$_f zK3j5$JdmFi^8nkgd`xX*8REOV_A>H7mLtXm%k`DSqX2bbT_(E<7#F9VLd>)((H4oeO0-R) z?Go*fXs1LMkZBN~bU&~_;=3q6-F~_xexXDcQ9QPBhAWcz#gvb2u;Gd&eu+evQatt> z3|A`g-IS00Bg45R{xr%@$A22Jnex9(qHD=HVN8a0AAiAUyr3NkAF~;>$^)izEMVm! z(G}!Vl02LTN;y>_W?CfL& z-lVTSrsCVa7khdqf+{1S;@LOM+RQi)$G*}=FazMCvDJwHw2 zPa|H&$1;y+q?_}&b?Y%=U#Kkb?yc5{a}=^PD4AE zgRHz7w3T$4Xd4NcXgis~XpKJaB>xWio0eBV{(;e0r=Z=+D~!f*9-fJPjL}%fp`8lO zhvV~ZN|%r*qw)RW8Q9$JrIyle;$wV6{0bwIo?J003Fp^N7Sdg47%Y9PW6>rS)cUzxgsjmLr z@hGe`-xuwh^4!!#;Kq60sY%QZJ-Vm6uLo^bdIkpe#-~OM_p%-wiVp1^oFW}r+2f4d z*dBOvPZ!uoq|PQc5|rMDz?2@th{g!6V@F?fCl3_YjBgEZxPJ38X-fqvH^ptr$!*NZ z^-0|P?4z>n;7iuWI%{h;_uR3!XK<*tHaf7oFV<<=HQ};%QZRC^t7Ek<+SRnYJJV6% z#!d=ZfH_QpR%P2S;iL1x!B{Bk8R=JQMr6F8*q$BzCgUN)8_NZ&Bn*?Bw0HVrlR4>a zA<}5EVi56DD+Q4|r9u#yLS-O(XO5ex5)dC@6@ciK;o~<>1kd#03moaA7dX-f|DhZ2 zWU?ko)lE|U@}WoOaxIBy!TDh9h`6W>Rz#>?&dZ9Z8i0Je3&VCV*ZD zKkj(AFN24OdlTq34uUHW_elwdc1aZ(a7QJaA8=wic(`{+IJ94a?qbUEaG^_Sir*Ii zhkbGGI1bAZuu|pV6)9Yfn+6d;oP`NM`+F=4+;N<2Z-jRJZ5#wwlz~ph#q-4B`Q})r zxyvRG&*sS|+~tsT)#EHaE|~kpK!mGCk{9F$R~c6 zb8dM)@)CK5TLBeUKJvC@!Qng#e~0)|p8yD;Y@=z|1AMWcU%BvM{=+AK$30E)RupQyJ zH{o8Cw_LzMmZxyvk#K7P=LJ7Z2hMeHd4D9~x&?W~0`36`*C*g`?uX0UE#Za$r-2`a zTM9ppgDC@3IzA0Jp3ivYIP4FI>HUHbF1+d#u13N=CCI~BYA#R4JtN?-UCM@gMZo2< zPy2y@%VnSTmVnD;pZ1P`!#SmF@hgHv^8CwXpH?N{u-}nQUcG?JWuLZIz*Xgtw_d=( zG*;Gdw+lF&bITULJ^?4%r^)a4pn%hI$osf}^W?xiA>gWW;GPn27$=?%*?#UBz%3Oj zPN)W`!?JB*_jvhdD0DNiLSv5O@Cvv%_gCR%r3mokIGlRg8yy&8=5v=k%b;=PGIp53 zrO%OXhWSx&seOs=BtwGzoHeBA)(~2-6*F5o%nR5&3CLXxN_bk|^JsZJL+-K1;%zfrLeWd2`z;lsS z{oz0>`;5JPwADI^I~{2( z?)-}J7sGI|Fcc2B(2%eANK4T45F-y4O5Ye^B8=7B@L@Zh|LNski8;Hix zHc*A16@I?zV}S|yMWc~@-;hN+wzF|$gx)2dF7GTnE#QZmCo7mb;=|DNAP-N z*Gnkn$k8KQ%1eTjBZ3rH^7;Nbj(1)Q#PFX*FN}w)HqU$XG+F%fNetO{rY-i$t{3a4 zB}nab{S%S@apZp=e)P!0hhMCIsWW8-c@;@iL0o-jU!;3dxxog|umF7av^DfFIlRqU zdm^CLdIENb2rwT7qW;=LbncO@h>W60D4m`dCT8l8)v1AES#pPwK>e zxKs;jKIM)l^`rKqr7d@mF&n(+qD>ZVzX{=4;b+t*?^5~WN5_wx)F)0KE;y^|G zoeX;;n(nXCBI8H=^TtQUj}Y(0$-*RFor%o+;z?asJx2n11XE&!^inD$s}RcgQR1yk zc=Z#yGd>QXj7P?gLMVsd>?e+k--A$q@65nQe+=a?4F&V;A7ij#LE>c=%Bgi^?2{g6 zYiUB)D=20XFyF;|r8u7MQ|sP^x1~NoyafqT=SYynw!|w@SM-J`(VX{%?sK1YK&k#L zlYg;@4!nOCvWGQ=Rmk({Jj~MN!_2j4agd@*Er?FA`_q4ZSho47?ff z2CMa`j`fmVi{4G@)Je~w7ab(w(0mY6&!LCykCv7xYG6XUH{i67l#VFwz{yBi_#5QN zCU30sZp}j$TN2KIAJ8OuB=84!tKg%64^q{4y9LS{<+ab7`Y8w-%LzI+tux$biw%ZD> zvOViia;F9RVV6qFrNYN9#N~u9=EK)$`1$3-rP6|OFO`=62pKruc)#&jdxbJ^e8nBU z+sk<`;uH5MOnAf_~iec<+2IKv1P8j{ji?Jca%NcsrLBdJH_$orPmkaE>pR~&t1=I zH2k~o$C^HS8m7t+zYU{Y=4aC{+p~XAa>P8v`}g~uI0YGS`&(p>Zj6ZYF-Pz6t?)H0 zdtZ4I9o((mw!C}Uik`0930Ni|-O$h-i^A~^d*i6c9lU1s>Sc}f^iShTUsHXfZ`Cru zbj9~x6X+ip>KSg>-~)OG&|CU<41FxP38-kiYw((-)Rg4T{(;`~9q{(_!*S*NV%!1=u(MxOY}5}E|chTiLQ|7=`?;Cj~>|in%~z9i9bW)&y?s&iJm3Vv#C7n zqZw|t#GfP4RT4c{qUTY0IJPp}Jc&P_{K!-uHHr2}bPM@Y0gtx&|C7-;_C#C#&zfi) z5gM)yE*4VFNvb!rzzzX-Nb)QKO~6*)OsnLgJtYFUEt?@uC6TN_Z z#Y8V8pE1#k$RQK$C0!=Ej)YD0V$+_M3b`tE#v{f-A@!!UHwv6O|3jJOA^0+wr6neZzJ+6-~0kd@?DTp35>yUKJ%qyjr| zK5yc$CQq8^HRMw!`f9S*M6WfS>8OxvNQ;SoEm>ruuOr1K+E0E&<7K>G+%pxYj}e0J z8_!hih58X`90TJXskfSF8(Gh2?6cq=scRUG*?@bbdKry<9^4~!rU_p_?2KMW`7ZKP zs4p|pRXj(F+R=_ zmZ`JI7a5IxkTP{P`2?eJ4yp_kyL%XI^H(Xjj@DFVA6!}Y61UtAq9>?&Qy4SNUI7bW_C8fPxKzQp*SV{3Q5&eqUCqNuzx3HN z@;^(+cDSN^EH9WY8jmp+KS&SeC&uGiygo??c+vPm6zOx2g~at|Y|W65rFRLV8yUTn zt+Cn1*4SLn=sOwR!RTQ|hZ((}(NRX<#pr7oeSp!uj6TTds~LTW(JhR=o6!MA-^1wZ z7(K%17^4p}8jQ&xX+*u3(YG`DK1Tlzqwi-l7#dOh1B~9u=m!~n3!@)mbPuDCFuIG; z@Nq21aBpDr!;HR((T^~C3!^{I=yi<#1fw@F`jd>ljnSWC^eRS=GI}+mk1=`$qaS7T zZiv(suaQD4`I}odZp*nR;EtYw5M93%-h2~VVq{_lV5{Gu z9s?rsx7-;U>e9Ca*56?A?HOu~?(Nk>M6Cgr*6sjDAWc6CRGqOf@~O~daD#D;oW`}(_jV|#XT zPyUj&41vMVW?;1L-2v~6voV4j`}fFCu_$KbM7w1)WGu>oAaIEqiw*M(urqV{8`wOY zj>P(&Jv)bV;Qx;8n9bFyESFPT$Y=tk=slK^z*_Wa< zugy2P?AX!HTSTup(<7EYF$;A1(X)z?c2e4`%OR&p;d2nu8rT z!v_@X8ra+eoAuL*)bOG$nOM7KZW&pnL+kzbQ3LY|I^BvgVVq%VK^aeIJ-Lt2a;Chp z)a~iUlp$&R${Ny?7j2~ei?slzrk|x`O0&=W(@nm~16vQ~AvE=79}#0T{EVM&^hFQe z;D6}r4Kpo%#D>?@zxdE&ak;A=nU*HoGVUcywr}UZ!GW&r+XuUQw{IWl?~Lt%d-Q;| zl>RY{n!8AbHILAf&u`5m42`C&c`UD(K4WI(tl4v_=FXe1c|Ob~ko2r191G*P5*>~+ zVCbH5{N4fcVIrMjt2j_1qu67Fr_X$WAB<9reh&;G9GAh>c|g@kJZ zI+OwT4)_5p_1aLS;%YklUJiKt+kKi7nl*(rv7_|ss zj_2iH0xjY`o(1Oxe-U>IXqVrtkL`01|OO23)52ZI!~c+6Z}u2MSjnKdg5| zc@u!cxhn2>{QilB%jp*YhtF}x@Be|}Aeq#?BFW?7E&?up27%uLTpNAD_``WJt`aKN zd~nB;hUs?gh>S z9IyYLgBxDwqL`=42$_I)vKQ_jgC9QPhTk6p4vKop4MXEm2~+@nSQjG>K2`FVgc}7M zK94xWaNOMzZd|}YRh`21Nw`yh!*Ea@RGBFpo-rxL?`a`^i09#=o>RmngmBTH<8bc@ z5tkHj@JXd`ZV7i$z(F>qaM;fj<&pX6e1RgC!o4Bk+yZX8fO|>8X#x)Wfjk|cN-~A( z6L9$cIPUi)oL|7r5^$iJG0EEmI1T*pePBO<%ZtFhnBF+x_Zp$wi5SzbcG)#kt@1>AxhxQhaAVGbN-GEc{% z95}at^X9;50|+*LVnn*>~a4qQaQHRQm>1std^v%a?x0S9W$thiAD zhvhI^IT#mkjX7|q1RRc6vdNneaLaPw5&{mtiEQ$c0uI!GS#cKy+{zp{FzHE^KTtbn zl?Q7KQ#kDVXNw<9lcaE0~Z%?*XF>D z2)OHV;6??UU%+7tXfv^$BGR@s6OzR$tF=f14=Br)_$u@?Zp|;FFfINW?le9{D1u z;gnjkWE!mOHlFhZM||Ydt@kMRC^d%9nxH%EGfur}fOYN+=S|_%6wVQ5E59`xq|~bY z+XbukYfMSX#UcLFgOPhwuPZSg8}TXk*l3F1(4Dir5m(I)PewNBWOO`MuH%!7gAV$v!qzDp`9!p4SZCkNWca??uB+OnJJ;(yI%%*cocbT? zp5RkK-!m^)N7nhC!95g=aI||A2uFdu*`#Yx3@0Lm!%r3B`QLo@1yeXgb7u(WrBpaP z6R>U;*WUi-oxL-4ZJ5R*4_EAq(6v|(DC=G2jgEya`!>V zgQ_Csf^gSTerI|uV@vq}MD#!lbZRdrj-t#jOqID$y}=NAIWn=|${p6ZE#(LAw>*%0 zO?IaI`=I2A^O|lNpUYo2_(8}J(}R6U%opnemIsZTfj%{CL)^coXV1_Y4V2m%k}=rI zSX;5gw^G|12Nh?Jwo>zU?v3?zYpYiH>a?x>{e5dRx-;&cUbY~un=VM}i-AW&18i$N z6pQv5tH+|<-LNexm`DtE4E1;H-P7H(Betgp*Jr`fvYkD9dIlf_IJ7$+2RjomiP+uQ z-!}-{Y|GkKu3X*(?A$Bb`u7gS_YPgNWP5+-E;uxO5Vbu*iv`c`+tCBo5WfLrx4rpCZ1zyQk~F$9g?9J6Y0yn6Tk z;@ippF!3D{-$4$T_)dxMB&fIK4%dg7!!IDW0UyUu)$mh+-)h3c*+HiCx(M!V%pI;5 zGxH0{0+YN#GMC|<@Q?*|X*A=Dh)dur!2cN^&;ee7-4$Oq(QfkRCVCn{eKL1=mde8> zx}2c?o;x_HiQxPzcX-yyS`$5kRGa9TF9Fev^1s$uC&? zv44f@NnSV6Hu7hT{sQIO$!8di-yE(dImBrE#&A7Jn~8Rj{}24R!}SSY;sjigeq5sO zljxlieXB&bN;J-Cafk9n-96GmcES1wVt&8yePKShAagK1uCOr|?t*cc9cj3tJlFMv zXm|zOM!dqu8o?_}Xzar44TS7t{zsTUn2J+>%tsX_%1+`HCJ3LxD@?FqKh+g7bn32l z!zKdd;@p;NeRhAG3sNCcIOhV(VPFLlTw(lAX_(l?@f@BpvK+547eQ&52&42OMgu`< zm_Vj{nAoDUhtVq;y_nH3QAPPM0ZZ`^D5YV}mC`WrMCrMVhRz_RYakL=Y$s1GnYnQu z+C8^zXc29^Ig43+W#NKVnrPLW1tr@4Wr3tj&T{cH#|54UQ=9($EY6up8&4lgdLY`@ z*BJ$?X^EWOwv z&`x@~!|o_}!Z4+C|4`3hN@^6X_S4VH7TDa1J!N@LJ<{t0QWo0F(-zto*{+Tis~dZk zty&oc^X-n!*MDqF2rQ48HTR{k*)6r3vRWxOWwlan%4((Dl+{YPF{_pG2YoOHzVS^1 zv3 z9p*wrd0a8_9|w65bjtC2Zb!@+qk#JXXM!h}Q3N;es#31cMaV_Kq3)aOJ@NbdHT*>T zi|wVxcR3sUv8bW*1z{Q8k~ z#;)%w?w}8Qmn#v_%C-@|8fwwQ&M;|Vv^@-4zkmi;sdfjP;OEr+PCvmrhza18@R8KL z8uIHCj)~F~uiYKF3Ap%9Y+f!?l@1~!&M9y>-${c=1MQt$Jw8Kf8ok`h4mYE*w4*pkJMaocY=)Uai3}zAcl|a z7!M!g^xLDerL}B6>e>~{8=L>@t7~a;ul)UfAevg9=}J3=m}%HI(!{rrp8$<@qTwtO-%9!EHpeRQZ4%!m@$Hn4ZH?jV65m1jd`<;V zbu-7$N%`2m8qO*43n(Ak1H%7?o+ip0Q#4n_LY?BOEDDjIZKOMg!@`fq@iY0nB zIVJE>Px}Q%W1kN7zPNr6ok6EZnr+}`p}S#GHXRdNK#$lj$x{THfL_l`tK`RNks!}P z?i6U$`*sL4>V3_8t7#uS)cczGHnI+$$G$t32^ILuP4es#-cIJ5_zsEhAa)bqDe;}e z$-=`jpu&h0*TZs$dSP??3dmoZ_%4a>BHuRg3nhLbIc4G(N&F)6CC10}TVOcB8s2Bb_6Fq}` z%S6vK>0K2V>5rQDv*;KNgTOeW-WbbenpVkM?0sOJfqLU8qcJ~FZ@iMx_|4*?o0XffT{6@=E7x@mO@tZ7D3(09l8_yTfecXUWT|RnU)BAz%5!2;@ zNe>v_64!>bz7@lF!6c7{SD56(^r@iV#CYNr(}&Md+$LkL(FNC)%%9_$5nsjhu8;|o z2K^_d2hW4^;T0y5sQem61C!E?j0XKNrRy0DN@z+iU^E!GQ+hF@{fzc9x`ol8zop@| zG8*)~lnyX@DWl;fQ+XbU+!gC(*+`ylsKgF$2TehralARSR+NEs3(anqOI zXT)&Ja$??gbu8=ZT(xpplW(em zGY2ZWYI9lEt(pG&DLr@M3{*!~CmA&Ec{Nu`bn( zjV7M04F4~w&kRdAY|pR_<&NJ!1RkP1Z0``u9mh3F@`eE5<{-Fo+)N2~e-@lw!hITW z8vMB9@_q&$08OR$t8kBPI(HoRI(Ue<37|8@Z>NMy0G&zRw%tzt~;2yFp<#1mRA1EkMKYBg<@Dco8?t`DGFI)~vJsf}e=%1|0e$4*gLc($G~m;rallfgj>v$y5r5{a8`n#|3#<{<*vw3HNEhVZ2cu z+-AjnLBN&fziwXst-(sF)dF1X4B=%nf501ktc*i;J zBxG7IC*aC)OBr|@xZ0m^Y-0K15B;w z{d2IY=IePc!g}7OkX0Yit^RR`^)+9ZXh%V7c~dgtnETq2ka9q+E1a}=l)?H98e5C1 zRP#I3b}GT@4I|gEwXxMI!!#z7jzv@(Y8{;&@;9&Rog1>p=7wxBD_y~B88x1;9Ov3o z>*Kw_n&&N#PH&%nqH-L4%i6CFZmudj;Tb2thqNQ9Ic%>Lw-=vqHPusu6||_HKubiS zI$2zoJK`jMOfCJR!KDa(9^zl?faA)eeI5G-_wVTfe$T)_|A2Peg2CH0?*iZQ?mBJ3 z4sBq#a{zngJp=n-?c9QHEf$Z#-om|bi}OfRpXpp5XbY^tKONzXTRYlXZw_|cys_>2 z%{OoKz(e)812FXcquttqVJ*Y+=Et{e4s^6_3Wr+O!)D$fZo`%vJP<4?{p!UtpE&jF zjlKiKTbOvSx~=I~Cw@)SPqgAw7oTxHV?9;5&i$nGp2E>j-9x;}BpgSdP&D6wk|gl= z25o{^MllCfuR8gj_Di2-wEXe1vBtYL1ze-gaU(gmSJ7=;>p&+FEtIb>ZtN-zT)> z^e5)Q^RqO+Vmyx_7VA zU6`uaJ)yvaQ+?cZd{ZD2Kp!P&c^uD2w>+)|H&GvJP#t@A=Fw7T<%n~HsH4f5Bc)^( z-cNYKx07TbN$RF2oX3wIbg9ncFCN@lN$QIeyY)z*j;;<*KdT2k)JHvTsc9!iD_@$q zx%8&Wmz?VHbL2M1Ede;!*+Y`Vv$=9wP^oDN%&{GBwZ0B-WU}BmoE;5o(Z7Q41^(V2 zR-e#TzY=jq+oME#AzIk!+;`O*M(*>xdC2o3ft)&D8ni?Hv0VE+m$EY=E8!Zl6k4>jO)xoQ1`e=Cx z76z@yZPecyEDqxPf2g$r-t*I~)6Uz+9LJSWa;(hsobp-nI6jL%N6?7Piu0uU)*G~- zk(cT@yn{T@ZVuB>Mi(Rv$Ywd*uB$X8RGh~v`m|IYYbCEv3#!Ll$%hs} z*yQO}@_O0l%g09HTK>5D=n_bAo4z2Zt?<%vvN{~0TjymVT{?Jq*-!STN`}RAj)Wci zr<9D_pk%18W2sm~OU1$@AsT$|Vm&3+Pbl#{t>D9<1Vl~vAxyxWZ#z_{;uo9t_QAx@)Iz@FbnA-GSN< zYQE;PUfu5)DV?4u4f$ha^eVliz4XL1T4x&V4sWNd{5g2W6YQS%!_%bh^-0`k0V0C! z2eciy7o_-3rnUpHSo^jG!?)v4bAb)c1aWOw7F#F%m43YiEP)6}jIZkkk*zw>Rllnh zV+po2_ye1thy8BBCk}f<=m+c86R52tcM)$%V$nv$W9(8y@m3@XVur6$JIDmN&#-r<>G4^@~O)x(|r1 zKdJlmP$yoA?(9_S?TM2VVcmkM%g5r76dOZz8@f6rv>D{#OzUDZ#b^M zxa-rtPGFo6T8}b?`?f&avPONYWG!r?R0n5 z7fu^JvxX4SC)6LlR=+;dYaN}pWd1qt#u>?LlZ)FIpJCcW*R97VdTr3B zeDHa9yJghZ#&5=TQGSQ*f%QG=WNHo!coy5C1~l07eJ|* zIXSPPG@(ID(b{_&O3Vw?=JACHi+}CzsxO~*CFitPotQ^UMny7Rj@)6ei*$VdHCM7U zSsdn17K1FKR1}1t){7eP9ov$IJmW7d=i0mYe(~L+!*Kz;Tdd>p{XX;ozh4|z%@005 z^RuOuw8!}}+}%?7N$1yyzCrQS4YrV$%9m%}27WI)EuQZ~|DYw+KiFRRr2*@szZ=$8 zzYr;ju8%GqfK~|l=C?q<=GmxHU1n1|m3`BbH&fbmT-oOuL#s|j^RN~=64)4aHfyUx zo$JG{F>SSTpLI;}mL|y3U_uKjo_L_ZcBFOV`CxnSM409>(Qx!cmKFhjV>li-(pqu; z+V<;C%wE&N_&>d%1;do%IN#jfd}7*~HH`Ddg=IG`Yaa?|*ZrZhXid`zKYiz3C_T-I z)v@7NeS0V{;v}QcgV^PF6jm0jsXNhZV3I~`!VnwB`RewX69r8RnAERbn0w>A_L`t} z-C&@ksp`a4DXGO&>P(QDmN~7d0={p2&+hdn@6y(K?(T|J$H=4VG0SLCyYg5?Q_+d4 z&_C$(```6OEV2u0V|CQle$`#mn`|d$&}S9x0Bh53m)f(b?Sj$m(gtI9^=Jmy0}Yr3 zij;+nkR%i_)WPGro(cG=H&piA((`x^Zy(-1b2W^IuU;R~$w9?yhkm&eT486x3g40~ z87IEVpwpV%N7Upgdavzi+@N@?&tv=@tR-JfTReL(xf^{OQ@wUlz32w?!JlWhfA+|{ z>af4@NW`lblsg07$lGV3X8@%|+wt~Ujx)=21ZReaD`$p}wEpDW!W|JR-yW<8kM9oA z(UcK#Iz%qTv%6*X(Rs-pJA9FcBXv3{R|0hq9%Kgequ?)2%E2{x-JgH{@#hazETMhY z_!-Cgp5ZSJce6dcdg5P)YNUf_(tOy^DoPd7X{Djt6Rc$$m>G8(C6pO`r zgO2CDL8H}%!w(ZPl61^{who^7(S3PjayzQI#xJJwAmY#MTJjxuXJrc zN4~z*UuF0H`qeIdWZBp*;w^{1azV0e8*(1sHNDckZGw!3vRbV^N4P`nmPI3awcjl2(b>W9~ zvKV{Sg{ORHk3`n%N>FPg^;ai&UTCpDh(&2$6lq$eGQ41aVX$SmKrIX$9-bI3uoec0 z-4bw8o{Mr^jN^jwbI*QaZ&2$3f3#l>G+2}S>j1rASP6K8J;M#EH}FTpKOAnbdIPm~ zjg~HFQt7>~x3#w~Sn@5+XXL%2oucWw=M0pjW6Cl3u8%1m;++fSxM}0=U|`;JF-V=*yEu#k;*9V5x zVZutD9(;cI-eDz01@^1^)fDyo{(JXZQdHnB^)73Qdj76^@3N(+zybAuJw-i#;NAlc zMkzRQIs2YgQm4LZP3l|2Rqncf`~EjB#DXsjejQSXV}$#mdyuWK5#2k~ukDESVYhyO3~Pc)83+x3Qiq?Men>q>u%@iWCi_eKJ{+zkmxA44{F6+lm+<`L_-qev^ePS0MzIhF8&-r*QoKdQCHR-EF|b}v(ES5dg~}2RCI4kTmE)q zINW-qb@lgA!kd#TlIlWbkqS>1Cy%g@ug~yo0G^%yxA@FklXH@mRH&9kvxQJsW_WT1 zJgL&q-kS6tTn1y<%7jkSqz7RmORtt7)lT*;r0@7QRs*$bA@oC(6oP+Yq?+GNOY(0p z?U%l*WKT{HDRi9B$i}*^^{e5|NoS_CU;)kFi4{8ZVXX-T-ZUTaeiLgM_?ED}!Zzx~ zeb*A#U)QYdFSD%WeMVQf-~g#BNjTe|cly^Hd-z4?i?+f*dACwC$M$^X_nn1-E#0Ht z@V%@f*w~SOfwAEIyS}~4dAwA29uMo5WA>nbI0~w`}UJ1 z3lo;HC+GO*?Go@Y0Uu7`VNP#J_2j%H>?LlJ=uaWk(bq0m#$xmQfJlefoZ>5^e|y1B z`=s#KQ#1QZbBuCrly#z6ju%?54%m)cA1_cgE7JlaiV}!xb?dA3djqb3bIf_1#0rj1 zI5B6HK<$P-`pQG<5;fr*^TU^{d`|uRO6#?OrNd-H~ z*)?;6f5qw-83m6ov!l zTQH1uk!SUixHb9*7rNTJPpoL#!Q?%Dp%y~}%Mx4CM^e#dPc+Rs(auuylMB<^ zXPkJlX$#FErPjUSs*T!;TW;j4Y8Bl~eI?*jT1#NYg>{1^pDt$GOprvJJ7Yxr^4_HK+~6cK5*6k+e&Lb?{W#2A)L* z;Tqt@=~p7o&16p{WE9N7WRnkZVL{NC;iOI~YHy!WgQdZ3FrQAm@q|X_Q~qzl>w7yv zYPW18i>D`y?^P)(m<>I6D=B&L^e$a%DnEE1)b3jjKGJGUxSs9aL&beSZS)m4mIIiFmkDIpjZ7pcYiR>G#_G*YYt!P-CJjH!2##n!~k_JF=wcL%ZNB;GeCU0OxES~G`!&A+^GQ*0K_vs3*X zwBVB-J?uDIigO;AZr%&wJq_$FD?$If3D60=G5H+i2W`&jSoY$X6Q``f5sz{bpVU-q z(X|^#>I=`;1g~kohRuK&rGRK2sMV8I4>`#K<$pO@y;7EF3X#~8B)(~P)!Eixyt zSQ7jRT6UqVynANjMm}O#4?STolrxxBJz#;>E}~EP{KF`lmLC@5ch3ewmYAn6&<@}H zM?sG9u4-YuO<6lYi;wc^Ywm-_D6)i?Tr#t5T%1M#{OdaO}bMpuT&F-z}? z_LV1^X-UB_cSW1DNb|Ulfc{aTvskfMvtHC*)=M5OY*&vdqsxL@ znp`Iq(%8UEE&tYVz6j@RRV)4OMivwQKKrHGwt-<7Bk$XUUv~*LLYEo$VoPauLJruu-XX-*Q*W6p-JKP$4eNkvpyZ_LZa@E^%eqm_g`WF4j z@CYHZ{&IMJxORhob?uEsDp^vN@N67e`8EA(4$Jp`s_%2|BR`E4>wgp|j;z&dEwf&$ z(5nI!k?F~q8-AiI3s(fDZ~SG%y+OO?%esF>!(F67oh;TD0QwsEdribZJK8Nr%DY^; zQuA5s?0_p`4~HTb&${)>fE%ua>b5k9FCDYMr5opcFdrdbAq_X&(pyQ>;KMY8abDkl ze&PB>?K|{Skb;rQ1?|)I2Fp)M=iT_P!~W|C=y|RUuF`)``FddXM*p>|A~W>QDAxvN zL~!5vm-Mny(9P-_$`?aSlq0jcriJ~hU3y_T#w-Hyxdzhpuhtb1`{_EQFXGbAxH)#U zz6-Pkt0@lmKiG^dNA@&8{12X4y@Bg*iPxWiaVX4sEQ7fPC4P8Vty?mQ^H)vl+YdE{ z{cF|5)6Q4xWfs?KBl`3Dy`ZT&SLvVUt~B&j1<4T1BfbN3t{Ui<)bAM-VdFv6QiyX4 zyqz%S5pmSX?)VjFT-d!L`0;y7%C8jWXhs?z)7cKi7bMP$JRrui> znCUQ=`6u9Y;=DyY^l|a4QoYvmi$lcI5?LIA-})W;qFs?)uF>&b1*6Gb&QYz`F`DeP zkJiA*$gA5%b=^7|>9vfG_o}1wLu8jSI#a`1qLTitqA}SKS=8woi*y!@jdwc7lAVq* zt;;@^?6Qq{Bi1oJ0_QArsbk|^rD0{v+38we9E#G`Vx$=*8DBfb%NkN3USO*gQRwI% zqE0|3?x%G*yw4GA-=S>2d!~Iu`;8}cL-S;rY}Qw+&OmddZGEs^TONUa@Jz^EH*Kps z4=IcHoxe7GME{n4pFU@nH8!zJtDIX|(Azir>W$XLl?mJ8TPB;63d0*SLF(j+P|L2v zozO1u`m4G*Sl5g3efKQSd1Z9G)poAFz5c{fT7PxdLeZeQWHRUQ>BbSI=1=3K`sZ;t zm154R5mh^N$G_a+o#Q)vdf?{+^OHJgI>37AToq`rDw+)KW_N8lSgI8qQtMy_Y*$6- zaA!p=fv2f7?Nt0?+zXPRH+9FwJD|3V5Qr7V33Ty6;@Mv(nwg&scNB8y_eeW#KHa6w+Fhp+Z z^F}}(Egm1#`g->49MZKls7$Zl9UV5bD6v8KYMV8%Z|U1RsB5e`c4d&&wk4olzj-sO z$>FYJ^QNtg+PtlGvj&?_4((0X`IKT6zsoc}fL=zIkq4T`^w8A?#U5f*lMx1VM8tMu zFuJb?PBqqoYqrx<=#4hSIO@1#M|@}0IGnzNwJpBkCZFLn98tX=Sxr;|6Jv@~TTka+ z&`9s-#N~6;Qs~ax7IfdP>Gbd5&;ZzB&|8>9j?eRpgyo~8ze`i)2q4R;`xcY-TJUJFlpuj^!3LbDi=y=HfNn1<#E;vNw&X)26-}?4ne1~#L zL5T$q6}hY(Q#2k3T%U#?2oz5$iL1AiAMk>|nD@EjjaK#C?SNO?Qhrxj9xyIP7FvUI zcPrdn>FFf3TnJo?Xq-%Gy!Gbyc^bP8-W|Xd(GwKnV448 zX1A0Nr{kr5k{*x)<)!d)WQy+;SB1QvcPh&I=?5qacS$#;6=Yvd8pX2qCW{w8@#S*l zXz(m|3AmBIr+sSA<$X`$`+RGvygfZvP|h?SLAX9eWgaq4{ef~Dbd?{v+>?pKyqibm zrBBPboV*juznjXr{L_ELxa`X_E|;piVep!@EWMv+Go7R)zHdBXeoFb-cKN3~iTR3_ zkC&=fKIk-w@8nB)zLQJk%_}r-%yq7M?(*|StdDlR&pJedv~l;fsqbz`eLdH=pS%B1 z27)i=TN3m9{d|)ePY_)H4t`k2vU*XCx}Z}69gfS1msl1TQ+e<28xK(#S61KPx4<37 z<#N&?K6|-+JMkMYp?wEae9%hOTyof2AA7;RPfcqeJ!NG&D5~U#w8+RE0@hpOF zIMbqMVEbVIUO1!Bn9;$54D*3Obn}F5=fyBHz5@%ZVB2>E0ddUGBRCXixvL_(1N+;F^h!D13+e2Vo9S zegzoabhJ0+PBx}0x--_b>=LMG-|n8_6_-wYw5unlBqOIA8{@lk z!ZuwZpIeqStq68(yCtWPmK6ZXjezy$x$?g|21{Fp=+;;{ar=F(Y1^KZ+o8|A?86U$jXJNu&pP!CB_r1eH-U-;a+ z`u4&CxQx%xuYC$jNbwY&QAIJK+c(e`xP9~1>$i7o?uThdK3e)=y;kGr~Z|I4^ zBKQ^Cq1N8M39NJmx5JUM+XEZ6gtu&8v1G-PMs^Qpr}S(Ory`oylWjfwVo*z>K==hV z_|gK}IyyFl1DkJLA8yqefVlZ%;Vt1CH+FpN`ptN~W(CaqgFnQ&1Fpu?a1-9Lsbj^; zX6=%7GE}yyT6BAchN8>p*_i+SE^c&@atbliszh7JZGgvF7{gg4zLoNS40aHPvr_(Y zYnsOAarRZ@a|(8Dm*m;0Je;XCoL%BOC_mksb4YxrL>EXj%*8`|a0G2Qm&7lmeC+)j zu2A9^QGU9ITqN;}DIZ5OhAWo%C6tdNTf>z|{8GxtQMBPoCBB>TaaO}{Zizol3V)i! zFQa^%H8fnA#4o3O9PJveT;f+yKF;PCu0rBZr+gf_7;d`6pCLUzL*mbr_%kJbCFQ@x z#gj^jKa298O7Uk&{MnR`qj1B`miTihA4jr=n{kd6bVM zZo|!!`12_rXWa}pU*c<&-^bZRqx>O(#`29LV#67HPN6Xg^3&<_Nb;*GA7_RPS1s{t zC?99*4Ob)aYbhVK7KW>p_zNh1gtK9}uDSkMNcpH?Fx*0kzlicb$Jwx)!2GScIaCH)YvBY02@vox%H~Hh_Dv4iD`A?_#^%B2<@=>c`xCU|~ypOb7BGF4F z+9%0tlK4?#5#-^X%D-YCBUZtxnCK>ciNr4@SCCyM{&a~yovbtQXGr`RWPyo4Q{vAgP7}XU;#ZP? zhP}hMvyfR5e-?S(#GftkXOqWG{5cYT4jDG_t0aCEx!J^@EAi)&CKG?2#GgmpCjNYh zKcD;q9#qAgg=i9ABWF!~kHq(o&ztzw62F?906u>2*d{^kLLM~XYb1OPIl}PRMyaHR z44Ck>626uUF+8?eDi~e=t_iZTXy0l~c&~)_k_8NpZJzr7*!vdvs){@RIrrvGAR*xqAmU93ZwNOD2?1Yu zKu8c20TmU!dEJmeNMarcVqKutDzz3}>ngP^Shsau+fplC`@n*2U3J|yy4v-%U20#p z)h=so>sq(`zrQ)ZxtW>Vb8-dUf4j?k2y?#k`_6A3XU?2Cb7y{ox!Umtf40S+EhaLb z-hlxuNc*o$T(ApbWMKBkbHpDZhic*S=ZIe#{J9o?uJ|?c=^Yus`|$;XKhNUN6E88J z-kAaP>fbf^^DX{-@i_D89U2hx#kZM%1J-&5VOi14f3bK7a@qrY0{R`uzd#sVibi-J zE@CF`23{h*Y~ZuRCk=eI*kRyvM3aHf70V5Lo|tdoDv@j8 zYVlt~A3G>djrey1*NX2Mc&Ye%11}S|8MsbdW8me&U76)pfP+&PYYlmWm~G${BFn(% zi{H^2V0I2p4Sm_btHe&0gbe3|&LfiH*I6QzyX*A-%wfj5X!179g78u%*lF4o*C=ZJ{- znTCT{WoABKrQ)lQQ(LF@O=lqNGH^ijar{=u#|DZ;1emTdRFZfVFlB+_j}3%H0rQD6 zHqa=30ZjVoSDPFh%6=!0pJ+~j&QQo;{D72ah@WFTLi}clM~Uw+rpGELkSXqDOwA-G zFj{P4OyA@=fidDN#`F!I6UY){8Phj+P9R(SC*Jp@-;F<3{4?XszMyZ)oIpr?o3X3EKupl? z7o9PYV&S)`;Ot2LYYYF#!p~Uvdlr7g!hdh!Pg(e57QWuXS6jHz!dF;$nT5j^o@L>X zh0`tkYph>Zj_T(b3xCtX2P}N6g*z;KiG^vsv~rZ*91CY!_zik6*%ALm3xChT4_J7w zg?lX=u`tqZVFc;Zh4vu`t=fR*usD zCH|Bn{Cx}mgN5(1@bwnnXyFSje6EFOS$M34|BE^oc9cIlb4EGBU$^i93*TyCvIV3Z z#c#6kMHXIc;i(qRvhce~IegOpl7)xnVqE#>EcwSRyv@RwTDZi*IHo4%D1EZ$tQ_GY zbo7+vLHreB{zJHBB7cS>?q~lS>_0(%yCa^1A9xc#b2sl7EdOc9TEX5%)6h0mcuJ58l_vpXG?B z$)D+nR~RqF^F#VCVZWXI&#+Hth>`qt_>})!&>u()pD?}mGq$@n*Qs0!318_*`}9=L zO9{izgHL?&Gtejt$-m6O7aRP^j(c_y;@1#f?}*FEztoXqnT$0Kw&DY?cEkliVC1)r{60r?lHcpd?>X`h5=QyI!Tw9+_c-Dm_A}`IRyxwI7u6rK zCNh>Gf8;NLKJuX#szk;ZM{Fa1E7~3T;D4TcM5*xm`ogy@bzq#6#pSa^%W7Dn}ZngZ$%`$@Gy0nSb0Gk%7vG z3aJlNnV)9z{~6za@F`!{l0LL2x=)nE}&*t`s=jbNF z=pSw&AN)Jm-$y?5e2MWl*grx(^gT{K>1Ix}Skgz8G?9&sF4aamVX)|N9BUe~x@KvX{t@I^r1lXly?vzXH!Ye9Fgh z@{z90*HIzQcnf?N-xFNl)E;Dh$^Ry{gOdL!zW2%hM}7{GkG-T9`M8gKr2io6m;Em8 z@8uNU=E&!fd>S8JITj$cPsg-eL;?@mEliwxNJ8Fe}}{Aeh?pBh17?p zCHXZRj;zaY`CQ^=^%Gv_i0jF}1kXSD7dqlj_V=^=0hT|^;g53o6C6HB{^e*#m@OVGcOkLT<<@@MgL1>QZ(+fP1t_mdCagXDuJ z>jk{WST3J0$k8OE{72+N{wm9VMLy)eVR;JWa{&E6`KXkAwLP-P}(Af1c8t;fN#b%lioaF~X3)PCod@8RHg7 zKB7op-bYjxs#;<^veHKukS`(6cqBdYzCq7@6b}3n`G~h9;PUI)m*WbA(|laUQskGz z_rj<0+`)bk^K032D_OB=ZA&jF~F6$9`(pWC@KVhifkokvv6U%QTALZOb{!_T$JBY#$Akm#2A$+`Tx%Ni;Ryk{wm`iGyW&WsBEeK>x_TGcn{;B zGDc&Q`hUjwdyIe1cq8LqFus%VYmD(Q$oRixjE6*GG*+2DZi2+WW_%xGGy*BVmGK*l z?_m5J#&~#S{QqElJ>%ny@i0mGe=@dEXae(o+83!3Z#&{HCdI(SQ%+_LB56Q=|%JX#O5v~1E_rz597}l*lz0nA^{A2YY zHlQmqHro%KW$6;hBtc|jvd`VyjYu@NfaLAuX~; zV0|E_W++gaD;o-jVTAq;>PU zb-E|Ic6JmGUzEt|T`p~-=Y--g`@1)8M8$M;^$hg0F@fHpoW+Si$BSaGJlQZ%`S)T) zn|k#d=Ru>R59HQ+?@Usfy$PjBb*QZ*_E$+3ZzJv3L|mh{-dr*fg))yo==CAc?H#$& zBx~eKBU%ELMzoPDtu;!ei(520Peb0nh^#1iyp{W88F$ic%8^zaXhmi}w#3sVvrBhz z$Z7=6HKxO5JlSrG96HG(;-2IYiN>vFnSe(W&m^dZ+B-J3_eXl7y=~pS$dPAzl?hOU zp%QrNZP|iTn{f_Fq_<@&I-htv*`(+UFBVd}?Xy~9OMA3sa|E_ZsM|u1vX!}b_FLRX z)iwK}>~OG{j<|Kt4O??jSERnFt5tRtBb`&-Q5=b2b#%ntt%A&S;MnO(QQQJ^jQwQQ zqidrmZtm;jbA@G(C|jay55*3~#*>J!I6kFQS z!71h4J*HN-7T8eF5S@=XcOSwwymKi%+0UUG@LG_M05)CdrMJW_En8$Pd1N2epL=WR zwb#Ojs>ejKom>N}KhzzWv7|_z98Xz@#pvwsaeHZ#?G6*DM!H%%=p-b!0mPyW-NRT= zTOVxdct$WrP}Cbmd;6khng+!Z(LSultlV_o4WdN z6YyMg4zb<#Oif*eamlGmpx6>JrLVoIwfh=m-fc}%B%kND&hBf5*r>C%j*adh3qvVX zNwjU4v>O$0O>YOf_gE?%Pj-FiE<1;dR8!#ItFL{a9~p9=CDo&0w;;NK2#v>jnzna# zH?_(XxchNi`4)_U`}%NKamQHNg57s+hcQqo$D))i>RKq6Vs-U(wisNkA5c7$0L4PW zJ$-n2x$QiP0|8{bmfnp6vPT-~f?`2XfL&RL(%P}rBrD0VP*f`h@&=zPQ0k}FGSC@y zn{7*bM-O$r^v1wI0PjU1?KE8sG1+Tc1%GJtOa>a|(>W|q+Uyk=uXl<_M4o>h8R$S3 zkd_uu+NOgc2|X!2+ZV=!ggbkOaNCxFA-!!>GL=YM>5!IIoz<$dTG64!qO_I{bX*%l z81!%HL4#U(;qpii-o^ctMS5Ltge9!vRx-)u4hf3lzQxg)yW7;aP}=~`DcvYPH=^63 zEd%smHR0i#%&#k!K|=@~ndj&pN2^tb+>AIw<$7gL2P0DEF*` za?d(g=vfB~J?mhhXC0Jz)BvfB+?#DWY5IiG=H&g5@Xk(;f%ND#F$q+q7Qt{nz_nS<8Dh;2+ z>L|7*un=HOUUd{}6I0g2l_5j#DaXU+@Omgv8&gx@(3}(|s>}elC^AfaG4TYI45QJ5 z_Ij0*Q|`2r*Ths}lTvY6UK3Jr$uydd&8v7bVsk2<6#4l@-y5izIBz>j2Q}zUdU-Oa zj`YbVPog#P6qhHzE->ljEyRRVTp`^q|4NYz|4Jds2$ez<|4QM>B|De#CYCJDut_CL zF0)2=WoSA^O(?}e(Z}_ zeYsk}@?%8W7@-KpER&j-(Px-cSp2yfNWJEsY6dzwTdVsqPt=S7WnWRzy82a-hPBmO z%T^VwEn2;-sCvoD($b>!OIDVY6s^To!?I<|N{SjTExLH^vbC2~6kWe|-TAfWFLmJ} z!1|R%7p`4hUAwGkSxt3i(VAr!RTiyYvutf;(X#5AhOMP2PyDH_4?HVIF5U+N0$x*K zP)!D7H++iD8GS(GZmM~ zFwB5ixcRHXA|*538S9J-Omy;`Nlu^|(qK|@N@`kq#;DBEW3sZx=H!kWKVf3tq{&nA z&zO2sUrTUs1mjJ2YZovF!zOek;y_|<%B(j;7BI4hh~ zT;w=`3|B-yq$cPVrMPQ7;YmloVbSlZ%BkzQ7OxTnB_po7z7}h-DRrgqY+T=`Wk>O@ zuz1J7Ij)47zR^~?gTV73S1!O8wU)kj!Mj6|;49S&EZ$z!Tz(whZ!O+~;N@sMmF_DR z?@Q`U4?i)+oXQ{V5z*`K=`Y)n$cu6+e^?%4raLiyd9hs0;Oz(R6@)3L z^wC-s3ReB!b?BnsLfcSI@y1!ao-?rCF^)d!BXoVQ;pK9RQU+h?`-R2pKNIy5M<15a z82a7{x$8#}ES=JK2uM%&u7dc_`R6QN=QJU{>#8#Jec0lKi-b55hu3ZKj)RvLryQ4C zytk+8Hh+fdrN-htF~i-Lt&&#d{a5tQ=xVV))^&HF)1bamImLU5`|(m15RcaRDMviY zF1;VgSNgE6IBx%P2>S47$6O}!S`b408|kCJuX4I6oK_xqlVh>4j)|{l!q=)xl!CWZ z<0+ZV+nONn8{pA9T{$m(zXz{fk>GpruENV)f6l#lUjlDs0{Y$ouRZ}@&3qx(T`HT4tM_{A8&3prl9{~W(pRTs4qyd(wStLuFhZ#8%? zqzw^Ozjix#>Rn9IS=AViW32csT&I9U`m*u26+CTtAzoN7#7>0Md!NP(#3S{WTD;^C7t#v5bt)`Qp1Jep-t`hJcJy&Olt zL)R^@LN8{aQ@pfM6eqRzVSL1EA zcz1!P(jBMqXz!_hKlW?9@fz<8i+8`qo1pRjfX1xrJE-x{tYh`^LyPwaczYqIa^z{e zLl&?8Dj`D5quDG~&o^7VcJNj+Z?eYQVDTOSkJ6)br)azii#G_KYJd3}FU#T`(|BiS zyw~t7>-BORyb$D+?o^HUn8nME3_X|lM2nU8Hj7sYUI<~NFQoCXEyhT9edAC&DA0J= z?rQKF!FvI6(pRYQW?8(-rXk)mjYoT?^zvpm5A_E{8t-jf>%48?g%L*SPSFWH;ig8U%|DWZVw3eGjEp0`>e&wYaMDYvo+pdS-h~uo1^hI zTfBPkdJsnW!zWNIf0tOiN5G?e5pSNxJJ;eJ)AZpJBc>0-6{EbXqeJb0>N^R4)IUtK zcrygER9#?!>iPI)jqs>jaTEt zTd(nIeR%B}Z>bM&o5ow_!@Ei2)%o!5(s;{#c=v0(dLP~+8n3~J_k_k<;lq1Dw>2JyjGnx-_M!HNp_V5vPvc<-<;k0+@ftNAjX{I>Q?3%c+7yL`=C5e1 zuk&_v;pbl(u(QK(NjmbuqalHGuj~@y6AHjryagpVqe62f6^qI%@K;_Q3b_LJ|B`UH zqM{-cTDZ8R)TK9O{ME9Rbq@9yD(7HiF@*5FNFPM_Nt)i{H0sEQP1o?D+=eH1WbD{m z<2)lm;lnrWI8ivhH0%7;wMX&-b>m7OYuvNr#Pspyn`)oUbBa!sI;GF`kJ_v%QSp`lX&bRK{)pxYd3H2<;_!Y7-^+$Jz z+1Z2DJ5Ed+Uv^pTsPjePlX)jfoRX*dgFC9B_wJhDGc|p|V*+s+@~iuf?r50mYEZgU zq>hxqsvRc^#+TIB1{fgSO1a_ek>0W?7%Lb zPeyyDttlIN+2@M)x8oy+G2biij-i=0oB&S@vE@;VyS;~iUo-FR+{Dv{E3S!p&2F4VhtTnabFD4 z#ebgIqhSZ(LXdXj32eVW~3cz<@U5MtF$x;5t22!PcEXo4aG1+5= zi6!vdI?V|L#6^s$4s&3Sav@`?GqR^Vi80ktP9Ryv#iewG0atGTO^CkZ$REc(=_6dl zem?sl_Nmp8JWM_^P2*>nTXr!fza_?x5>k$_zr-k$#7IP9{Kz0NCf_Bd4~LVq=ix3n zW}_Bz@iT4B>+85yZHm`AiI})O+SD2|ZlMv{dZSTnvxNdrMr`AsYo|buOd@ytU-7W5 z@U*SHxT$wbWNRC3MwQ9O-+#W5_kGBGcd8wm+R!VynNs*o#QRK)+#l2%j6x6 zf3vwd4dJjmX-Z>vad0L~Y4K=17rKX-Q@o!rPYGyUrjk*Zy8aQa)9|O}9YWwyAF7<AM!Zq4%D*zON<7d((sW&&UV5`IrmihoIxg z6ulqlK2yC=HQB!rh42G4h12v1m4SFjLfTE!e@hC3N8!YybQG^2*E+9K(?|D6@o1h= z=hbUG;wT=qU!AvJOE+2LO|y87nm&rJ^x3=~jYscFFWyd#hf7c1UX4fZN-ur;H6C7< zF`hlwb`ZSZLav-@SN2@n=aAShln`WfNj~bmN5$WR8@5ydjpy#=C;KDC-3vmY&`5J_ zC6!^GY#Vv5?YeTAU~I0fQ*?-`Z}cobg1@&9EpB+aeR2Kb3zw`)s>vN(yh4OlH`X^g z^8dN*e^+?BC_k`h|A{~R>BL!^&s$M?;5>P~KQ-m~xtq>fQG6ihjHNPU)dh_RD{HS< zG5bJT=?WPZqL57`E2baFEL|-_j-{kLe^&ea6`=#!r5C#)L1^ljwIct(xY7+WWIu&$ zE?P11KwfF13~8j0_A^)H9>^~pCqqIADcd|{#h3#j#R;T6pH^QL4t9)Rk$zx$X{+P~ zLX`8j4`X;<<%p2jIR`^4`kO7PT!RZjTrs`x%FwLo;f1ZULrd2-MAod2EL*cCvbz4V zNL}^1>Xlc7w@u%M162MN51I#;_-j_LQ%p}DsW)_1Auk>}moBxq9=wLtiSgMk@B zN3-zIiLxhBmJvC~+lU-g_qsI=%a`Lg*CFnSLmxRf=CfI!9#c22ZdM)L!^#y-UADXm z?yZ!*Q&(0`5~nVB7y01^`afxJL0z)Mf!LL^*VQp|mBZSS>XZ&wl3W*-I#cS>WZcxc zz}=)RU+OH7vJz%g*3EX)myFc9#T+;5S-MKPhvK;mH{Py-CzEB)j?q<;)K6Fxrkqbc z{iPo~et6dAt_!dtry8r!t6(YiyzE0sMPgR^pxcI>0@qKkPio9Q>|P5FORC=)PHO!2 zZ!i4Bw}0FHiR{C;u|F2a#Gyc)m>n4WtI&~TaX7O+S5Qi$QqxAIrjE|Sclg*;@#Zg_ z(9TqGIJti4??h-P_|PG$kdN%DabLO={$4yY&R|k~&+?2}uFjt26qjbTk5pB497#Qr z)w8^+Lu4Z4kSIJ6cJPv-6qA$EGPB3wt+$Cd;&4^W-^sX&eIfnqI;7s-v;0qooPu%k z`E?2=vp+@p6Y52Q(^%c;6z*=?)f8x~Y0SA$6c!Y?_tgDArS4$Lce8p@zL!;2m$@SI zz?l8cC&e90+(bwM{BRPdf&-kyB zjK&oxOV9G~q2Q-)X#Z*2PesGj%-W=a%-S0oZ-Wi#v9+^nou=?%XWGZAf(7Y;s=Q!R zO;gYEoJJe@xCgmYw)(>m6fRJ*G+DY`6rV>IpVqtW!cowkg-tJ_B1y{j$r?xStT z47S za=4gx-XQ5bBJ!U8HG{{AX~<0$}u;l!fs5Z$Bn7< zgbY2$QpEGY>A!lYoHe;QPexx*RfA6uqfKNVIuV`}ro3h!#=WdNQF2B}+L;QU2%iy? z<<{YZ3qziENc^=Ons%7RCR6c8YevEk_t&*foxZI#|L<$WvuD(`TzQ4~NnZF{dCS9) z>hp5Wbz^cyV}>Wy(dWd{($dn?GSIUOo7kll6tw9AZ~T;^*01iaz7n@>HkmW zo$6S*5H1p%)79Icd+&8UbyClDHza)|c;iU*VArL7|LKd&uMX|FdLG=eoLnCC`$>67 z|-k+-w;wkqQE~;~{8Ol#}Zg1e4 z+#T-y`*{G=X%oanpR_n(wyZ@3a~3F|Jq)vW$==!uQ$wBIur&hn$^$SZ z*9N;fv_=F%SVN6UQ;u6;y8|{7VPj@Xb9X0Jqs(vZXaXGQk){pLS-iNcWS;!5qGDkw z#4SAo=fo^j0Jj0Jg@x}+>Q)1F5A?%e;yKzv7HR#^oiTwN6Z>R+@*J4eY>8%w1~PX| z%WAe@jZGikg*^+K7q-kVJEhuzxje3%7Fjujy^B>+5iXrq5?)jWj(^#jdRqF;$&;jmu$&Xq+G2Fp-2wfa@}(d?-IIR#G8GS@APvd>U=LF4K~aw(uAW zXIVJg!ecF*W8qv2kF)T23r~>w#cgLd!IDq3aGr%HS$MLAr&u`O!c)Z`=#wDk&K8F? zOlz>d!kA`7Xid}K8W5NutV-CtLDlG2M`-Sn?Dx6LPv8)W-4ji423EYVlJ=CiAJy2hje1rTxAi z#IMz6{?f$LhCJPpr;9Hd@(fF!A?`5bqb&I-(PhXpEqSI`Z^%bm^3md4Lq5imj}g-i zd6p&568ahCLHw$3mOop(Nk5>o3&P@#DIY6dG~_v!JO@A6sMypVb1iwUxYv-6v*hE% zO@@5DB_A((4EY30K0#b&$R}Fzi9$akJ&2yrEMJ~b_VH+@gKP)tXQ&6UAH?KO67!HA zwMUxOzz-QB*GPY|#h)z3GvC!eS-eFLF1sLhVw?J>h~Gm_`e_Cz0QvINhHaD~`q;6*||vz<M@L2E)^NB=?b z={1lONE6>@Ox;ROAYFW!agD?o;!ehH{;=kiF}>q+uqgC$#x!Qg35*t1j6)KS5i=Rn z^OF3=ZwE|$G{n%7b3)1rVC8%h{7w# z|AG)zHtRWxqH;@lrD`S~2;C{x}v3~>k&_nf_@wcw655jj627f=xaVhaZ z@(;Lna5C-};xP_?f_%guWM7sG_!!~)+;5JI&k6SoUsOg0g`>PVllBSaTVhm7^BfheIH@G zp7D*0OBsKR@kdculT5SucQ2Rz~Mv+mwVb5ESKv?H>HMMcsr5jvU=X9mc_lsE%qTzwU- z9>fZ~hWFzrL9FH<$}k;$g*8z)`^pSPQBf&4a|4{YTecSt}Y_jFzHzoPAkqYC(?xHv{4yQd5JN~m5N5YSsA(2m- z5h5QjBgB2KR1j5-{CSX$(2He&LiGoP*s+txT4FloAz|`_Fp3}#msIC(`5*Gt);G|M zy*%!DU_OU<>Bn;!Cwl1u>)fuk-cvfbOC7>hQi>xB)dXpzB~n@vE~{v3TQvOetr3{- z`OvM?=QTx(PM_BlE&4M!ugUEPhrjN5MBpXnu4%Yf_D{ouWrs36*zKv@aP{{0eu?p* zz@$^}=J|3P8Y&En^cVHs^BmV0#iB0S^X+I3c80}!zh0ih6c3G{43Rc^GQx+Coc_OT z$n+ejec-uyZwKMv1!n%rhoNZP!HYWchJ3$sZ%Co3G0rJB_~KFfJE!7u*v?M1uQPy8 zPM=e5rt;3v58^}{Av!P@>L7jkCMHMUZb|aW{ZCzAY4Py+8<+PrDAV=f@Bi}wQZQKd-m6>q)8%Y$Hb9A1r8j&|_!2H;a|)teWNUWFM#xVj5QSJc}w4Slihg_MOFH~ zY4M%~FQiED74Ke)N52(i$Kl;*@d7ANJbm33uMoU=<-Nq>%>XZ6y7pNs72wglfpSnI z9o3ay&u!qH9f&nQ_v++v2?m zUc7q2G>wrzOzX$hM|SG;a*P3QT%2_2`PX@c;L&`ca;pB`0*UsdDp$$rVme38@6o-c zKlK|&3P)TD-eeUCzS1`n*OabuSAn-w0r*O0^X^TM_wxjKbJ7#ruicg)@7@G?KLRh2 z@)lyUlloreyz1qu1bO?wt5?e4d+B>MLEfBEiRG^iyhPId5_pN!%bVa~sx;=j%5g3p zwnX&p25)stn|HlDo1nf4qZ3Q_@&tLGNs#wyg1i}+G*6_wTfs}Do*x4*k#_p01bIuc z64SR8Jm36rhw~VC@!H?3XgI3v(CyDer<_M*8Tzq<9A{-c5L!t8$>qW4upVyuBKaY%wT(`1!=h-(4Dy-d~DGc2M+k z?ALfxG#-t=b>96NkH)D=-!zMN5IkxhR9;%)<;6Rq@j^blL5)}7!#k$&3VnFTH6G>N zD}Q9DUX`QBhnKDKaH~D_g)|VXJY0J6sx;m#AKq$>H`|BTsPX3b@Om`fTp!*} zjW^GSw^!rM_u=i=c*Q=vgBovv5ATS^3;XZ}HC~Ai@0iBJPk^5H?YPFnW*bi)ZQD}q zkDf)ZcABm6%6)htjaT8r3v0YZKD;W8NByN&{#I+e#Xh`7jkm;y*Q4?9Q+F&~>I><; zqufsL2DAWl^U~2bfEFx%hen*Pb##hHK6pKDEFu1cn}DCBV@~nZZxa0p+NCM2TwEH4 z{hCl{WV%X%(6ZTw^+N;|?(mtvtX)t|7#(`1NQp3EO zl)?1EX?4#!$p>;|NKo2^=sCO-%U*ZjX7x7>L^``S3fN)j?hWZyPS&jtHC(VRB#+JR z4@(OUmD}i*ITE)-=ZbE!s1Ug4b|<5DQXr$YASt8vv9|2PSr4xf8MPgC={wR9+ELfA zqe1#N@3>j|Pwse9`svrD2c`VF2I=2?-ObW}^15_rLi`UkNWbAjH%tHK4?QXUCqI;) zl2N<6E$JYvZ)}96gxN`hM>mlLg`>?q%a3j%3kr0#GhE%e8z6L6c`KJ z5k1RO4{ffSy#4O&YhX>{^6f8gzg@g6CfAOwMd-CT4lFS=jX7N1MjCcSAB*-ZuR=+8 zhQ(&sXK3kJ9w@~1?BHN^2Qd-Wahvoh6t)~Xq%8*-E^RsBYG>Hll!pAl4#o1EK*Q9G z+MVGVT%*mwzDKUSZ*lE=G&_YgE!8cl1x_hlP({ zNedqnRs;`BkZpwQdrInn zS}~X5vkTH4Gvx2=kV89dODvnKq@@*CE3B<-7SK-q&ScjYt{*~JoY;b6@8noVI93(= zN0Ou##QyD}55tbf>Vk~I)wLH&3l&SJHs-G`sISc^Alnszy#Z;4_fxOnHZK;gIo_j+F8c)r?OIDxOig_HOyy>KF5omDrd zE|0GZw;u@wYI7Lv-*!|qZm$wf?aq)>`_x0(9RBLIv3zx+ICJn|%F-;dIO3*yuONFP zoSVX$*wvcY)$Z8U?R+KJcVh+aBHJI?ho0W{v28_3)9|ExxM|e(hV4_5(o;s&=GK0v zDH}DKT6cEc&V`{(V#e=lQ)fAY;ktJZ@82Z&>R9ZmannaqznHZp-ziKzHkR!jiCGzg zYx19c=z*Hwz3ANK6zr<{akB^=Ykv1IX@RXX*j5Q|f;R`dvFbVpj5Ca%g|Em_GIx#iGC2vD_pN&aE4}BIiJ^d_uS6zwywa zn*Vrl+UCp^qhXgPPlg8W60_0m@!BQR>5ZX3 z``)q0EKr7c`%p^VqPm@nw(&hVYjeShf&N3bjeOGLNhz4>GO&Bhz`YWR;e2U~g$ zhYuxvI(QGsCLz2Df3xvM+ZhhP3Q|%by@`%)Qt!Uo zqb-5fTD)(w9){(lX!6~=T2t;m+Une09Sz*QE1Cq0N;b69|!1&;07 zd;q>vke)2&1P6C-hDL<$-n<7sLQ}+C6`Fn64b496)CpO4Sr0pR2lk~Wp{yH&cOTsd zJ79M^jmdXcH>TXZt1Y9!PGED|rf%C*w*ocA!MTc-mG#(x6GQxU5-+v*mrZ@26AvY~1^t zeduAfghV3`8ihE`&Za=&Z5V-6Z{S! z?=`NT_d>VbT$l^ryWI|Nd%BKJS4aP;=pcO~+n_r6=jT-V_EU))&z_N9cQkX1=k}ua zT6e>r{Y1_K@xPDMXODaj{B_Vf<5YFzybn6KJ&o9(*w2-IZxXE!zy6edsquTR{Nj$( zpZVo|YJzp>mpx?$_MPYGr>5>iSM>{$r zTgx}V`s;?(O)Z=IHsE-(4YjM*Hmv>MVpkCFg%*rkhP$`1rgg|U!o&d!2gUEer;(KF zf|fkV!pRm+v2dz|(=42BVfx-D&cfp@JVDkU zjqqJJ!IDq3aGr%HS$MM4M_-|?n=Iw@HLhcY1nhRv{Tt#>vG^_?;^$lGonhgr7Cuwz z|5i-FnU*{x<#)y8AxmCh;X(^fvv84xr(1Z2g=fn2>1)DuGcEZn3(vOj91G92@H`98 zw{WqA7g#uK;Svj%TDZ)@3oTr3;R*{cvT&t^7hCu&@k`_R+bX`SVX_1HImYx01=)f8 z8w2A9b#_ao{A>l~K8GMqqK#Vm{(wCJF$cS2CJu;KG&$LU?9edTfvnds*?~0WNn)NM zPqyUAVvHeAvE(V@4ej%o&h|C+r;6tcd733p6W=oA>6ScQ>^I~YmOMl3G328xIqaYr z@=QyfDK0kTqb>PpQEAA>Sn@F<-;ifna%@~M5GJ6lYlSGepFQKh=_B zpRgf6(~_TwC06QgQ~waM)n78uDUGUMwCpZTKr1!E#}i~X#gYhPaFKj7Jsq$Ec0n5Hy{>^8#KOyUShL> z&l49JxJoQCaJ4wYz%?Rh;9BuZn!ab};4S|H11}SY3|uEZW#Hvvmx1fWMgup9RR&%m z$_#wIm}KCU;zY8_4c(Vj;%5fFK>U+|FBD%f@M`fl2EIsq$iQnvi-FgQ1_Q4X3k-a* zw8N`%VU!+6D?oGzqeWpqwL`#bE=th~KN}iiBLADkQwHu7UpDX-afgAs#C8LBi>nOWBWewNwU}k#UNPFheR5B^%Afcy%a#k|<_O z{R7$6&1T#waf=@$>OyZb0(>ITW~?!5-i5VtU<{xl~rO7t==k~mXb z%GfQ>XtBhIKSoS7%1lK(;uJ@zYTL#)_vIyZOrzf5+G@f3ElhW2iy=aiZVA zE}y%q4>Fhr-^46(@M0Q zK#_Qav0FdW#b+72^)W;2VNBn^If0p?lQF#yasso&g^bgm*9)Ia(29oO#gIL<%(3n)G!Z6Y7`X0Ih5^&;~H|2~$>`~Xw?CAq8*@MV1f zOFc+;9rL9==-oyb;Wv;E{_W(?bX@zvxL*?ppY4bc`wPiOcoO*)>@RZU=XXXW-`B+) ze+gNH$M~<_wNntNV>`nQjF-FiY63^ujx7okCjMiL_b~nrd=cXp7+=izMaCC0eu;6E z@ym?wW&8@`TN(cw<1aD(5#vW0|2yMH7$0N&O~yZFj80D0->ZzbF#ZYS&5VD_csJvp zF&<$2bH?~3UF!P<A;!OCd=2AYG2X%W*Nksu{5s>C7{9^z2FAZ(ypi#L zFy7AiIODG{{!hkVW&9@NKE}Ugyp!=;j6cu#cZ@G%{CmcCGX4YORgB+d{5Bf(DcOyN zF=NYiZ41tS)NCscCk!(zJ)APku(VFG3`^^xc-EsK?~`_F`?Xw=VM&hYZY{%>C_gdn zJc}>y@9o&Q(Njp~w2?Y&7Mu25sJRG3$lv-d8izoUq)p z8>LEgEjJp$vhs#3IzmP#X?92Gq)>TpI$?);ORHv|*`%~~^ffhiMkDRmIOt0>Ek?Ua zB7N;muzzhSA7(EaKwt&7wnfUUnkG}J-CccAc|T0Lw76{; z+(sGY^G+EZR^6^WQQ4&FA>D2%lcv?Bw5PKZb^+`hbM#)-h_r`P8f~TaGF+uRY8DEI zOQgx_h>Y4By*kp~=SyiCz%ja=x^Z!ob$F6wP<5!BrbcN%drK<}$Wtjznan1vWuqhM z9q6%&7;S~cbvy#LopR)WBt6}oO}!ocR(+CWc>XA~vxjt1V>0v5(%se8v5_(nH$2+i zZxtT~(zi5qwMKA?Z=|PbduMl()pis?KFY(|gOawRF`$byo&_b7^~tKe43&zN9nD2W zYob>Vpg%1tk_RF;8y3}74^LZV6SlH0-&7Psw&-CeAH+TTkG@`ByNCx3t1=b zjkZN#s#TUfW}00}Q2E0puF-a7ay@39edUGABR#!n25m6Mjuj}8jlDgQ;?`*Mz{W^h zZ_}1&ksD0+sJjd2Ds=R>v{#bp_P#B!gsz!BM+0q%G&e77ZY~d3_!>!%$9&I5(n~59 zdF8mIVxhOF#8XsG#fn=6CFSMbqEb)M!o}XA3U5)FwD)X+5GVj_b^RA6j@7gH! zu8mUf+9>g^4cvUMnlJILjS}zL2z%E?*t<5up0%;qvoaQY*2QAas;Km=iAv9ksPwFd z)29WTJ}rRy=|7v(0?@r%Z&CSn9sV_794_P~HjWa|Rcl8H=)nnmdFXWehyln>f03Nb z7s;@ZB#p!Vj6PF_zU_^%C$-cei!$c8RJLONrXLnbexD5+=EfR6N+0iIDehPPFx|`= z`oi~Oyw9Ijapw$%rG5GX?Ek_C*av=+#hPUoRTde?S#%V8&P;vaxiK<=Q!w0rbQDHw zFDz8`Zs_YC=xvE^=%tnXbOJ`~6b!k_-RpDpq|Vil8snU+aXn^e<%wCsnTkvAb2U~# z8ca$~Nli=77?nACOjh>ToZNBaCrr$nGB&1>HCqz zyAHgxIK0O!-VGkS2QA($;AOc(emrUMUI%Y-EY+d=_GODlXFX)b;oV{J=(qNG zyl)~MJ%1ta@H1A-L5*}Dvh<||@tbpuHI%;%7H=|m@!G+;7Ox1r);Rh;Y31)G@Xn3H z+idY3_u!px@sf}a{Hz~y>i)utn^7;7xZl)MDyMk(3Ebda0^SBig0FaEEZ)Q5(Rn+{ zAvx*rlb)e3GZp*(k?7;8m$a;j8-FVd;AXyljo9@^_WRdmTLd zi#f%svUqQSR2X9o-QT$uZ$f(fvv9^+yba*ROZQ!5K)-LT;LV7W?k_AJt&dW5L3CA) zA6UFw!HZWfU$uCj0q=o0>F%+3^?1nRwS$cokIqVo*AB2$#3=7p@bE9@phmh2Eqyyd ziq}pnE#5sIyw5_bUeAwsq*E|NSu&GOariQ^8v*W4Qk*nayiXkoS4;&Q3tzs|oUG zePts0E>DnmXM#LBYbKF&X@6BB^|uDRMD*R7An&OJc`0KOOScBR`ULLVo&@zho**xf zm011NftN`A?M{&QXoBft32#E_o|_==TJRESFOMe33!rmIL|+|v3DsYMyhjt{y^~=6 z&P8XMNc+1HyhO_TRD!%QxrymplOXTT1bHukm&pB?fR{%iyfxq@QZIKVsPEYXd1J;W zmcJF?C6d2e6V&%qg8If_P_i^_a=CW+_&P1iSafi$oqVPyjQ_Xq+W_K zSX-Sy{ap`UBIW%?g1p~@mq>eAGHHZ3dnFn_=-D z0k4wvovHDDjcZ-saq#H9K%mj?Ql{}fW$_v{ z9*Q2*NBVVrSilm~hpfhU7hAj@jfcw^Z=uE8rtubQylED1CwSD3w&9PSJ5^qrw^!qx z`IUjYsbhul()Rc&mJP`!(JL zKD>h(??NBm5sgRhFR%O!YP^elc*iu}8Xw+qjknf^M;mg~^SjQ6m#y)rPw^^8NaJ1N z!wYM?OMQ4%8gIQ1Z?(p|%!k*g@h zcte0X7vx6y}JrSaN* zc&jyDhYzn&<8AWc^=Q1!KD?b8uhWOOSL1E*;qBLWT|T^n8n4@jcSPg$`0xfb-qk+5 zV;Zm5hj(1#_4)8<(4yL3zYi~4;|*xMNw^N;Pq`3ypHn|_Akbj}rXLL6cQAPPBj%=* zQ#|sakE%+#NAWVaO9A+bN6WW6TUuL+yBFXb#83!phs!JQS6&_pxo0D~|CfZr6%`eb zFRUnCD48RlnHZWQ6O5gi*eI@yotfxN`&bp7tmCv#s&#O}kJEm)^gnh}M*Ebc$@1i% zn#MityBkOCc}j*n*0`c0(Dbp7?dc$SO;h@&T{y8XAkW)z+Ho3=)Pj?9;E!}}pwl)6 zrynNY?cn62>ee)zfP~YBZ~~Hp6OgKL0@5y=fOIrUrxCg5Hre{q;-*UH7pfDBf;hSG z^6iu4$%Xs0lM8WDVPhsv;n^8p+D>(lU%RxC>R}h^VOL}J;a#W)@}0sp^28uF<-jqg zol54kEs0(5?pw;r78hkDFD zBnm0-e=VL~pVa(M>p$GQCOX!|>krtJ?MU7goXCoDnQNLM!}(N*^0^rUJkMRG=M zV543xF?%#}8{~45gv#r*uSs^x?X=5tlIU(1K8v%dQn_qkWGlvPvW9Txr93yw3DN0& z?zvfMGS75wmK$oGo8^WWX=7sM8gmX^7~xo%9(XxJ(W0=OvCe?DIX>GKN>T=A3A1P z`4~D8Db?4CJ3ZDX8#i0b?b#~qPn2tW_ycdoT*G^xr?~(4epGE$W()Ek$U*D&8pY8JM zZL|n=b*d+RjZ|lT>93UOk9>lYpN<)B8Ad$G$FKhJ^NeqM^Gl!R6{~YUbSsU?{GK;I z9n^MCwXdN2>X*J>`A6y_{ql}ayjb3GDQdg7V5=?8FrxW=Fk-jTg%F$tyc;aFn>Na5cYR8b>fVK zuI@-vYbzO??r!OeU^DALS8KGbqbo{w`XSsH?TYpyg~%4HxW(RNY?R#6+}+s+X=_Il z;6P6g7K8Vlvv_e?$vpXAMa9BWh+BFF&Z+J0?T>DozbXve2E4Yrt^bm`)j-&Tic?vIrJR4|20E2bb(6+--24`L;dtD3b!o$%RjlnE$_+S z;p*NkwYBp8R+KHeQn(N`zj!g~u&<}HgX{?4++1wb4$W^t*v77b(EM(XN{@SLgUsUT zGaF8y*>L*I26Raqs>@2t>mutfgJphm=|2gZdLpuxs>?z0XOy8w^wH4T(TnF+Zq)bX zZSC0F9qC(42L;mSnt!(4!BjoO5he~;IB4M{3nyDR#loo;PP1^jg)=NX%EFlz9&O<<7S6J8 zwuQ%9ILE@d79MBe@fMz7;fWT`v+yMGMcfY>Pr7cBC7*0z*yA?tU%rLU5C;r7?1O5U z?CW32nC4{2+Mlw|>*9dQh+O*-)K=UtmHabBfu--O+MKU|y-^bf#6C?<_Vs6KnC$D1 z)iBxDH|0sxi@?`NtL!M&EQ^eN|d8#E(6`wZbX_h=q>@?)*mOS0C*Biu& zX*2&BVwDkplqDY}!iGH4l4pu>hJ3UoA1&UZ8^xpLiW5hoj@+?c9CGIoi*_J$8 zeAtkWwd7+(iy_akqt0^TbyT`6Np|NqowXPqyTf#r1}KiY1>Swixn!OP()Q8}c(O`59u7 zCU-^+OMCiUa%cPaC*cJY?Vn;w}S+#q|a*5w!nKIY*R=6$UO7Fi{$FWUX|9 zfy>3aF)8JzLcD6=MdAqqSBftgc(J&{z)R%bLP~;~HQ8rg3V#R(#69Q_3Df*U4*JJj z#xyUQ6G#$&Kz~4Tnm;3Z%r7u5k~l?tlkp6RQ^jWuewx^A;B*mXOmkZJg+^S+nC5uM z9&;(uS-PaI-Q@7$cgB=Kp+ZhcP{ zI~mj5Qchrs=r-c#3;fEZmG_Jh?dwwBlq*ErH~JU6kFz1n*zNAM$+*+KuNi+MM2N!S zFC-t~mGA@8+_h$b0>(v*QMuGU0$4af{J?6)SRf%W7R*R_BjXK>n;2itxS25~)g-@# zaXsT!#&wLNj8WN=-^O?;YsE$`}g}-7z+TT{9MMJjPYBuObR?c1GGdWA+}UZZ2nkJ7zZx<*EW&nqXaWpa*vQqRIfC z9R+QMvZ90JeL!gwQQ@|w0s;^f=aWD}cU>m!c7ZrCPp z?dTwBKY1J(+5xN#c5RHC(II;-digtO&Q>=~s0*WAm^|+4!n|>u#H3wA%|@Xfkqi|Y zMlx-oW%bYyqauejA-qB7mld4Coql|t*lrWj+Ru$ zF^=cQ^R|w5+9()Ie|Z{4EBCYyx6so(+(J+5a0@++!Et0AJkGwaG7pIo^>Guk+y^C;7{BL=$eBc&|;@L+U zdYQO`1b&r$;CVSY>qzwU;RIl>7wvntjl}xmSVqD(Nn)0f=7Z>C8R-Kwesmds1JXAv zIr;{`XKBo->s1zyzTuRN$m)8b#lz=KTpJBEx8p#j(xuM``tDFJz!#V{FnBj0e1amu zSG=F#Lf5wsvZ6S=$1UEY;LM1_d%)uT6r6bJe%#`{+z z9@$b-Z9>=AWASJ%End2-EgsFm#VZHx_kk#u)|&wM)Q&k-4jda}@Xm!GUj7O#-cs;r z9!EK)kM2AE#dKT(0nP6yr+B|bfX>?qK}eC{D;_n;`FL@DeF+c3NWjTM1qw`t~NsdoICrv(pnxcU^+KyTD7N zy*!s7FFPZC{&wPNQO^oJIP1Vmq6>EF8q=W$Z#{TqM@%`TgZ5RazLjKe;ia%2dAthO z+wn*GvhhdzV-Xy4cjUW!!D*j0^}oa;^)x=ydG~-9LKyLAACuxu!?n))7I>5n@n}5Z z#d})g>3ivIeXnS|kdMCCHC}-a?_G^o=)=oAW2hXIC$DnkYrG;K-aL&r-G_I!#+%{8 zTdDD8`tUYryjecHPK`I)hj*REqw$1Sz1*Vl@QbARXQb7yCKy)Od@1^j)X%mS{YCZ{;oEMS~!)Q~jj9xAH&HS$q}m zLgf^Xd_?b2;rHR8*r5P?#iJ>SEzvFSVQ*z=d1-=sD~sqsgrQ@)ue56aN^yB?Z)NtO z&`MDdk~`hRtl*%!cC;{c9niwmbx;da*GXEKx=z-@)OC{FYlj_lnWCyj?r_9jP3(`$ zK9nu@;<<9C!1dGXldu!ey%rpnRKGKv)cEb+UigV`|F-)RvAuZMKevW=K33s+PgQn} zGw6h{^A3N3_TaRagZpZq47$7V0`1{x`)bo27wzr{o}ZpHxhkV}H+DMG-aBzT(7q;Z zjZpF&Cnr5U)s+w5-RHFL6YkE!07~?764Jp=PuledjGc{i9cbSpLuxv5M&%$EHAsnk zXH&zdh9F`$BW3LKtZ9b~F>AmlKM6U@NySdWO>!q8vEWXenSE$f(S1%s;C5$h?MwIz zwBIXt8e%^tY3*RGv;!7-`cz9w&53-=Dhsk`aRDh<=HRpNYA2Qo=+w2 zNcYz-&m+~9U!G4T?nvde^Q`xqG`2gLzDL(_gQf$Q|A+P*x+Bs=_8eB0lvn=c?>ThK zd-8Yqec5vutMs^g4yE+;p2O374o~knJiX^|*giaMkKTsr(|Zo1O?|Y*ap{r`=SMp_ zBU{TipoiYD8Yg@AZGgFe4YjM*Hmu!HUR+*W!q?c8AKlOp+Z>rt%%#z-9XQj96ymRT zRd`6j(nw@gL+zRiS2omy<^x=ONyFNP3onRVvTP0c=aiRLQuvy6%OddI*tlp|yE;-{ zQ5iD#t@@mxCEp4yG&r%`wc4B%%{G}hVBw&+27DUtxGrePlPsJp`839IU9u%lv2dz| z(=42B;S8yt#(%EMu;imGoN3|F79L~aEDL8_c&vqUESxLzM`K&p6 zpY|;N8oyU6NBTabVcMf;;(&;1a@wQ#CVr2NIV`4mNyD^9(Ud2N?;7%COP(ygV8~M} zd5XBrkf&PmRMBt9(=2(Kh#2y8OP(%j40(nn&k(Z>`6x?1N{lh&nU)-wZWOzq7;VW% zi{}mb7)y>lyM{c=l4psJ8uDyQo-H;S^0AhDtXN~nb1Zp|2pjTTOP(tx8uD?Le4O|_ z<{y;{it(0wyf|jaCs^_c)*i%(mVBc4q7gsOlIMxNhJ2DGpCkqh`D9BzS*$nYQ!M!u zQDMmQEqT5;Lz6q=Ol!|!$l7yQVC^|9wDufMv-TVoS$htrTYC;?SbGjS$hug zL&Q)Qg5G70wdZiIwdZi2wdZiYwdb(d+H<(T+H)AT_8gX2dk#yjJ%?r1p2LOKp2Ko$ z&tZkN=Wvm==dg0bJ%=07|Iu$iH{g%<9KM3*oiNQU(VoM{8PhwK_8k75Ax{y1&6wUn zIe}EMl`+lpjhG^dyo7%l!4&m&=1 z{}}NQV>kUQaWi9AU$*El_+!O7#x%c@6UY&zM*Lhci80L?)1Je((Y}Y$8!uip@PybN zLpMJY#g|#`=08u|&Y0erwCC^|Lq1ttZr~|`)^QD`mv5|fqjLoHHI;;ks~qhyG~Q2m z|D{2g@mKDeh>YvpdL&G9j)cQ3Kb!GV#;X~xXWYuTlkqmj*OUKA{IO5>f%YuoXG#<+zse#n*ak?Dn` zXBFcpW7wCK@;1iRj5jjI56e>C&Uh{34#xOlT*@~wK98~5vv?(ARF+I1izg+23*%*s zyBIex#^M*r#}DO_-@_OS1th+jF@9K!cjQbcbXWY*ii)AE#fN?G3t&Fc=j72&! zeJmu9eB5M-Y2m{u?OCMH1KuMS>FB+hw=K$Jf|sqTjWn#es4G(6)YS^hX`(o>?TS(* zZ4+^~&Gownd`CKA9gR1O#TeM4h#iyLyILYG*!}44>M(_E&5@>FweKz_>W?<{My_ev z8il1ZwFAu*Y8&B9LHji=oxOHaFw_QHK6WS_{vGklerJDAx4tzlmXh2S)7MX1GFm&N zAu(Gwc4umeq_v`~ z4d*{MdG1S$&-2-r=(+Q5k>}34MV>qF7J2TxtMJ@;SK+zyuEKNYUAgDZyK>K+cc*tB zMvMLeb|1!izSDjF={}!^6!iZ8|J&#Du2dS-Xafu5P4Izl>x;L=F#g!;1JBCI?J%V0 z`u*Ht`2X5_ANZ<{GH?93f0Eq%f&2vm1h@%-0)_M@gb?T-6B0r~p+!KfHSSGvb0HT( za+?ICwbp>NV(nU5yGmWwtyZFwwesc`opMmF8 zelNfuf0=slD1cKw9y54P06WF|S%dc+uv&gHAGaI4mw+op9{C{4nac}*ne_1uWgU!k zGQ4XI9@`XiO5X~D$K~n7n{Dt`yYMh{prvm;cuw`|pO9csGx@jyJl3^HC-eIhJXGGe zOL$)}cprA*eaPUk?KY?ULgiw`i-YBkf!8hpj+`cTChrxWJYLVtZH#no;iY}@j)CVZ zeLllmiW}f3eFNb6iT9Y#@LuxCtIhG3z8;^vqds|TOU_TZRNzJ8hquWm?=GLbCw=n5 zdH&MZ;*)o)Pu`ZX5Q@_ND*Fchrxx)Qd&3nJO<_ zMHGcU^Y92{c=K_t@@m23_LO-%>dg7z@JwE#!ebq{8?RmA&GX=GRd`VkUcbVt_TY^v zyc!SQL50V8bjt^?yOiZp>%n_a;VtmsJ)-aydhni5c$azbo>O>>Ja{iEyu}{8R~6n8 z4_+9RM3xJy&)v$eLg6j-;MFQT32Ngf};OH2RHqq5&30gjT#>-i{hd zoT2EUb!BqJo)r(+uy%`@E-iPb`V@tamK#F4l__~ zqd>KdRawbN6_H?)BQta@?{(NZcz+xAH$+S!H1621Fj~C+o`L+}w7)AEpxp6dT2y)_ zfL~$PwL1$p6n1`kP54aL&Vp<2UqjCnbiQ?5t;O_6+Z*liqellG4wYlv7xZpnC_qfG<-13uL_O-d}--=x*IgfHzO3q_2 zfz^bI!)G4f#Wm$|FdpB$)1IMkt02QpY6*#a<(t`NHmdi9SB)-;-2Qbpw|i`zIO5zM&9`@m?VC$ zl~vr!@k+bbwULW-Z6x5GU#~iHA=l6ev)1zW9L%{rd`IX5TN^ydMhOC?uqvQ zG%&_FyuRR;f*m#DEe*b0~c$R@@8@S5Aa|}G!!1D|oHE=ckg;t+x40){~ zUq|mz_`HsGSYXzi@VeZDhJ%@`w_9=^;j^8M7t(SgyuVh)FbI=tbR48FD{@|!dyRq# z>(toRA%9WxGZlpVaz)PTbaj51mI*%J!yx1p8b8P2=g@1}%7f5z4S6n|)#Q1GJdgfH zlSd4BgdW!9`G!2-+6&MwK`!qCLta1!wCf8Ec_9sJ@*+cCL~qyRQw;eOYSQFW4f#~! zc_7k-sMwGf(|_?`x^N+kgzERBgxK!2bl3^jkeAX^n!L=Am(iCsdAT7kr@J+Ig(0t? z-I{!wA)jXLg_up>bVEL!R%qAHFyu36jwY`(aFG~7gYXm}+JYPgv;Yj_nkYj`!y z)$o-R*6>yI6FFdvOb1{E`;3OKp}*AdTj;2UTj+p>TWLVUYv?)+w^5^p+i8}D*HTEq zA&g?_^`Vx&Yo*g3*XO-e|3bq-`eSkPxSEs(Yv}zr^0~xVQkrq4!4Aqnd>kdeU&^px zb-H+ea374&pOX+EWS)<46p#MUXms@rz z_<95jc?As%xs9jMTLotAD(}6zQef74^WLlT1h(U^q>#p+N&f-?htFEUvfwQGdx7on zX46*$w#%!EJ}EE`;Lo8u1zu?3xil)Uoxge1t>Gwj2;67!tF<|9ypEdZ@<``rowZi~ z&_CjI7JSvtPY~;9P0Zc%#60csW18Edn1D zI3e)u0`C_14uP@0+6wOj0`Cy`kihQ{_=5tYQLy-T3fv_yCR?nihO*2sR94KDr7X*`x5(x7P}{IN$yjS{rGRCv?dQG>JsyX_EG(qn zy?b~lKKkwyHo9%5x_&H97Hh#Wncg#s_0gFvY&Gx1uv|l|dvBLp?`FKyy*rZe-u`~M zt~?{K7Krzc45#B`ax>hFOkDw<@kElbGjC>pSH*vDcqGoN-FxNgX;tPJIc`xry=zS0 zOW3+MtQ$v_H)~T?~T~%mgfZ~Mt1D6mQ>mguU)-& zjHKgr{mH&PJM3lpwT`uZhqaF1%C`OVV)6bSthU$valeJXv9qpSUh(by%lqnM$)xKF zc4r<|uyYAIJd7?`SmnB`e3k36@@Cg%<;||k$}er~dud}|Sho1>URpo#g_V7OD{p6B zYW+L>8dJI@MyB0gaB5dX>98o*s|=;HqA-;AlKv{p2!3Z?l1iUUDS!)pbvpO#Qgx2K zI)^vyMPC!|v^-zD@0FMPMNh{0EzRdQ?i;x@UxeqdG#?*h{+8zBYt>_E{+zkijzrCf5$@2V=!Q*f7C=-N}JhtT+fS-)F8|Rgh zgrnsB4Cg9u47kdH_xA=5pP`OCbI;>r;IW=dI;c-9*J7maFX1cG#01H^+~9o$vJxf; zCwY$ntNC~enDu4SNnWWDUM()FkR%*s8h(un)bN@C`W<+tO#;?!$}pHN?q0-6p{ei*j0MDtOt}}So zx$w9h12uEscr2t(Mv9}1w^f7(vE?2$!jpMg3SOz;@Zl7AT(6*RBd9Q~yfb%+OrMD0 zY4B#jUpg7@W$@tiN%tf0+9kkI%1qu8MB;}x1Rl51(z%8Ad7r!=`Q+6=hwdldKLF29 zK0f6$yzl$u&BBYxPx`j`-dB9`egWPFANgIA@2~#d0iK`yp7zQ6wNKt^bY3?3$j6=F`FW21)+ev5&|i4l zeDXdHo}cpj`^k8s;VeU=+v!j)JQgeKHjBH#Lz9(p^1RgG^?>JO(;*)`*;aEPui@nz z1$PYRAIFcwxz;2l$VGZbEdD&Lj zs_=MRRn`OZe)KCmFWU-Z3NPjn-a&;|@4>rI;Wc>h9#nYzG3}O*M-(2{O*h^X3U7r6 z?>U9nA`DMc-&6ArLSG# zVaV2%w^iX?&C6rWQFc8A?_0Z}BM^`wahQuT;c`?5`N39fag5V@GqyN%yBVb0&A@Keyc6?y zjQ48(P|GZ9U*`NkSx#x&EZBG$kDVSU%PT9!?#f^VI|B2^8)$Lp%$b48wlnZ~W`M0G zJk#@jwkE;$6tMp_>>dC;Zb|s8SO*Xm(V79dFZddS&#PbQ z6(_qC!4!7b4q=CF?7VGVjeWdNWB+cxTc@#~Hy_!i1=|VdZ>+zo0$;ny!!3tmd4Z0U~PYk@W;8@%2 zKvmllJ@zi$Q5F`*>d0dd17l+WB6~ePpj|z0y3@^IC7K z4&2vwkM}~Z^|s!@Izjh%C$8dVzI4-Z(pvuBgQ45c-9ms`Prb`+VjB1!NymK?Scm8? z$MIb9p~io%^;9i`T08y=woWlwz4NN?oR{;>JNGRw&b8ikmfI%xcz;vZdOs_Z-J|nw z8_qx8$*f;^w<{B$E%mvW>v@m7uf33Vh1>q~ZCBK1(|;`Lm!UdR0z z@vbw!i`SaZm--&yZ{9c3DhY!7J+kRxf64i==~3U%^gFOuy`A6lzr$~cO^-~WJKFTH zq?c@ZT(aqL$)?98n;w^JdR(&U(VbDbCb)BAxO>#WJZMvO95irB2A*!k$9fLiO*iB-3|wj8nFgL^;MoSQGVmM&&$ZIS-zK)3Yslvr zIBMW(1J@XMzJY5EyuiQ<4SX3L(8_m_fj7~5Mb0)pt`V5^3T)$}LBm0rQEN^_2+CsV z+AaPP3L4?v#~*#tVNJGe1u{hP;4yo{@ARDm3JUbcH4_GUP>6smZ4p@+lP1 zn=3uO_cByntYxipGWnYJZi|JG+mQd8}e%UFK$SL zV;dfN{5AALO+Md{&!@l9s@3?>KY3VK$4 zv`ND&s7b?3#Pf=!3(!h#ax*SK&Gb^X$;aDZ75%M-R}=5GCtUzL<9uAhSJAkJucqx9 zzJ@kv_$}0+;TEdYa4Y>fJKT-*tf3b*+(u7nxSe?ZymSFtOT34kbOBhwzg5HQs87S4 z)T!Yvs?+d#D%bF}^eY)SjseV+{GNt4(rFD}N1xU3^#rpBxXzxh!8T0ZuHj&2E+SW> z(%>TE`JK$?K4=+k-Y?MJGv?Q5SujlB6PWu;0<(^qZI;}t$s@#j zUvYTc=VY5DeF87EZ~=7+%zdD;U?J5D%sR!gU=hvI@DvIO%*`s>Ecqv#aQL+rE+*dN zi?J;)q5q-bQu-5tIsa_4WL#h#zbXrsQ$k?Yzq8GfPK`f}VglRcF`Z@$Y^QeySlaj) z68Nx?ZxZ+(f%^r%SKu23{)oUM0^cWapTN?_$991~D&*Y)e@x(Q0v{20y}*E4%5EurNa0@7Soxn#0ZV~uT1inV#PY66HFcxlD*Y6bg0f7eu{-nVB1pbu3V*-C# z;JpGrDDW);e@5V21^zRE(*l21;C6u@5|}I71=%=Zr83N$2wNo%W=brAve;EIK+<*2 zRz}p-*;c@N(l9WRjE|1M;)H6b!xHi$ZI+~aN3iakZLHWUZL`9}V1ImXVmP_I-d!Y( zRp?j2G)vm?ngRFVEYXDEMux|F$5O*XW@za>@x<7OG>4LjJ)ImHOAR8+@9v$DfOG>) zd!&X^V-s?kk@QW7hOgl?Pe|DCp0VxQVMGP?FQg%rOe%H{_wPX>?E7j4xjQv7GCUy( zu!NDEkV$yP*)WP3L~6)2>g^-DN5|rWxa~uUo6YO`A#%OlytsN|c5L$=O3mN`jJsx# zEuoC!j_nz3P$SQJYgH-htrahObJp#E%y3}21!jZxj3l&TnON4g9g@-1j-lQ`+Z>4+ zk}Xa2rrCx}QmaQ!wpgrNYYULFi)vlPHiKeE=xhPSmc^SBeTk-qM5C((6lWeRptzVi zsjpw|E{eH|Vk_N6jqaj)H_@tQSIH$?EVWIpWzghmk7k9dJ(?A+m0^WzU0C5-6&hV@ zLZfR%XmqUy%U$cia@R6g?pg*7u4T~RS_TcSWzgVS2KBCGQ14m>^{!>$S_CUJ<6+j5 ze(7y5=Ez%isWR{M39s6Wf^9i_IHfEQWc3R~Q&|<` z%hiN!y-luQ^LH`4GESaPH+Y0!t=n~#L;IF3dG2j;bq?6_Hej~is zKv*bAILdfa2CoKzmpSk@8$7mAUE#pH(%`Y)*ojwb@Vdd1_mG2?>B}{E{opN9;+6U3 z`T^;SB``*#Ga@{RyF#rs`@_X+T17#yZd-&YOZr@-SnD4pbe(%^j`JT-li zcZb1a+v8604jH^xz*EavUSrz5VcX^^PsZD3gva9zB{CB@O5Q?)w+PrNJk$QnRp7}q zaj-HxPB;EC_n-v=r{~hNKhp`GQ+-Wifz$fnopFAE{@sqx-K6!`1>-2FyzU?zS-dm;JM|d}Y=O-Wcf#)ZE zFZc|P=biY8cdJhx&$ICp-qSvL5j3WL!fW@*8~4e3%qQk-B)A# zZ-x(E5f%?soZg0?%6kyJDEyem{v00j8U@C|a!-KA{>>)$pEH;$7^)dqLqX z@!-9z@Gke@y{7P%dhm*nU`{{h!^^HrmBOp@2ydyv^Rg>*mBNd8gttNAVc6ZZoVyiX zg9mR=;bA!6HN0CD9^ZSn`+Jwd^Rg>*RN*ywgm+BgdD)eDOyS9IaITN=*6W|bTjde& z3kna@6I}EAvcmJSEAyJd<95}p{EBL`_0P+$OqIgJaK3AJOBJ4%U74#CUW-R~8x&rv z2d`V+;~epzzjv z@LpDU*Lv_?Q+OLZcts1c^>3pGuS(%v=fPX5@UB;Qte^|wC*4)x)rBR>zWYkyrSf*- zrE#C~LXq!MK7yB)A^aMR-W?L)D0w`dJ(BECjU*FeQ5f;5Z(6yc3BMI9qR|+v^vM79 zu~<`6Q#9HTTfPzpxXJDJJjo4@V!!8Jx;taPC)`N`v?z2Y*vXb^XdT;GVW;|^N@e{+ zoq+*b95{1och)b*3M1!C2w~7psF%(-%UV2S;~uh89x~eH5ub-_+(UNCkjXrcD|wcF zr?fKTvI(6TAJ)?pw#qDY=9G(n%b+u#c02ozyYNpL{_1@}I^FM!hm327>-|jWvP?dW z@{|5Fy+=OO%_ zkr^q(2pO^3%0`#zdP}J3crFK!1$eJelL#r z1^aN0-vRti;}=W-<97hR(~0WNCxsm%`w9Kc{pWt5YJcd>W(Vmmq<@i-2i1m>Y1aUs zI2p&fx8KCIWfu_drE4!IzxVf2S^d8$tLYa|pD$hO{~rCmmDPnjzZcTBUr4;ascU~z zb%XQEt_@p94i8~Q_Ub6+L_`^4ZuUrYMO~~ZYR^`SHbocp?MV&xM^~TSsngj_~aF-Ix}W8rl&by?J-v@Zcz<{i$BSJ!xxS%d1zdT3)}@`q$Ld*Z^@N zz31w-;gPZAzGWL@z}tbhV4t&X9h-nK?>oI`?CP4j?%}?j_?R2*Ha_iYK-#+BQ*OS6KUFzI%9NSN057qFnn^m}!%Yl9B84&&qk)_VK;}!o-g&sh{tXSq@gt zGZ~LAyT0DBKuzNy32ReV)3<*lwKqA^ZO>Hi9vSXS4Y5TDKePd^;9Yff-S!_AY2eC< zp@9Y~9ay-53GUAP_*imu%#Pb6;GyUq8{U%`Fa>P>#>uZ6Q{^qwI9r-M#i{fFp7|R* zIZ%Y`PVH*M!)4@>Ezih!Mv_Cr%hMy?iQx@&nUV1$=2<`chI>cwwlb1vJ?YNA(kPF!)Oy+{h?GZag3NAIQbUQsJ^jgU ze%W=^b#LCfwmZI=+be##CVNNuRQ>a%i*vj>ligi*n0~KpPwq`6l2(8Sv~6Q78$f$JzOk!q^Yt6L)mws6`sJDo#_^0oHpwMq~oB0 zLo^?J*$-k3vCa=0@~|P#vEue2O8TV#udj@@)A`HRQ#Hyx5SJSn}-sDKX@whP>2}ml^UhLtbvk z%ME#jA+Ipx(+v4ELq6S-XYc=XLq5Zh&oJbbhP={{&otyS4f!lfo-MywhJ3ampKZvi z40)9ypJT}981lJ>e6As%XUOLn@~9z?8uDsGUTw&040(+qpKr-o4{5vkG(&4YY7N{; z-@!Z;>Day!?-Rw2ho;!R(rFC`EgAo7x8xYa63)g8=?{(Y<|&w9FG9ybDpKTZU+I2j ztc#6(j4PP!E9vqu?bhTuhCGM1YVuq|o=aD1@;pPHM>U!}V#r}{Nt5Rr@_c%Q2jzte zVTP)n{sQ_3O78uF=hizY8N$jIIrJ7yKG%@XrOP$> zJVQQ@W@z%LA&*-2QnKY=ZOE(X70lO^j_oVy^&j??H2Hi(KA*lRuc!| z<@x|!rrGo2{bu%S^2M}6!%JwRhA*e(8eXc|-wI%c)ayAiH$28(NB^YZE9ie|I7VOA za6NrY!wvLa4KJsJh8s2eR{>f$c1D3NUFW60IcSGL6cue zAJOntbhC!9rnrW$p|u)*3tg_^7An2n%hOLuFygT^$x zj@AM5+y{=9?Gw$?aFC`5{wc^ygS9jj?;qxKpMvcZu|2{p4%4u}+~;HaMB4=BJ`md{ zx?00|RIA|#6>2!2eunmp!?&+5pyxGQNT)PhM4#306gn)hot~+deL@b;#>F%sy#<;Te`a!)*R4>CZJe+D9$CS@eDl z&!*iPuA;YVcn-B{crGo|@I0ES;V9*3xSD>3=R2Dp*e4R0`%GoQ`NaDoOIL>T?-}^C zfj?{Dy9|7jfwvj>N&`m?oMYhs!-*G;)AziAzh>Ys82DobzRkc%18+3&N&{CLxWK@_ zkcq{S)BAk`f8D@eH1J0aJZ|8f2Ht95o&zWy$A7s5I5OsXEFEJd`BVd}y>HMz<~3D8 z*hP{@o;%B!*C<`cQHCRrGJLR4L&SX4(PB@>3`S`Dxo5sg~B09pyA7jooA73JR zfRDKO5AyMsL=W-tABm3f@kOHJeEb*eVaLax5IxGrSBW0u;It2U*(Q|zKHzHg@!G9-ufsa2UI?Km@CPGvce3=MIqTusHIHlls2pf~( z_+27INkLrnD?Y*)-fMj1N{WgQ{QvPD;p17%_2%Obur`p7KNR-A*4t|af}H|iD{z;v z=Y&b^jU3+H0^cX_4uStj;4K29vRnN33M}noeNf;dLcUwz`vty9;ExMDDzLPVH7xK^ zA^(uT(mvMv1pb7O?-%$_1%AK44+wm_z@HTO4+Z{|zhrpi|_?-fy5?R;3OW@B592fZW0{061=K?1LM&+}v$HdGS-+1k0t+r zz+VzLCGc^9cM1Gufo~T0VS(Q*@Lvf0Rz!B*_Phpqhx%dEiR~Y;{hz^9-P_yO#k)4Y zbtv9xiAIF?HY|vD^q;Ua-wx(&t(&(x@wawuT)TO>tE9nIQtv8>IZ3wMJi0ZN*k$Bm z%iFu0v$17U*A~ZMHg#=u^569KjqPh4Gq|y9Q&)WJ4NezXqRq~twHw=XXlrF=*4p20DrKsq*TY1_JagHzONZ`j%u@49a5N-trPmvDubu+dBC zSV3fh9P5Y_I+ltQIu=d)##X1Kv~G%Dw|VUr=bPL*;jUmHeyq2T>Ui7~I}!BNXZT;?{iCr0Qj(_;3+JVNX@ z;W1{mJK+&#--!<}`#L?o8Gqx(Wc-bLlJPfg2m70kt>riIp|!jxJhH;qcwpJr z>2YO$$A>i|FdtP*FyTRE--(YY`%ZjFg|9=#CqAIel@-@`233*q1gawA`BO#4)2E7z zXHOM5++dkPhkGnV4!L!CxHzr}kJgU(_B}&!yKcjV8fJvRHeCG*tH#U42l03!zPu^9 zs=2AR!NGFeq+}2CaWPjjR+mh=C2N~pZFyZX>6Wa$WYVn`CfzW6U1z@eQgv$2)1lXy zs+;(-g5QK!RjO{{iz-#;^qLaBMjIx4jpj@E8ZB3<&U`(=XX48Vo)cb8mY?xrO4T{N zmQr<&FD2n^zLMZQ;f0i{oA^3P)lGaES$-3;IPpc4s&nimrs`w^Z@itd0^{A36&P=( ztiX6LWd+7tDJz(8KV_;W+)^o+kmU(Iz*L>f3+keq9dojPHsOtU(Nl5m#?SPLlL^M(AZEii_ z!uvM-@t2ABQ5W7RgLlS-_Zfrtk_+!ngU5zAobr)2cxAu}y@ETosEe3Cs3-2<6 zH|WAEHF$@>bIJ$Q)>=6~;KGC2SmQnF!uy)RW7}a)@j|Vsh4+#R?;eAP0dmLipq|vi zt90S@8oZbb4{C2MyiONhv%%{DuLNZ;ooxR;4gUx{aj;w(f>Yw050ZBo&XvoFdF={M z%1quPK6$?a?u{H1S`Pu^WV zc~AP}g;5#(lpl|!`{D5(f_`|9`sBUplNZbP7w@1?-a|flFZ$#~3;d<8+b8dcPu_Dr zc_oGZ(zn4U?~qU46FzxtsMJrry2>YSp9}9JXqaW&%FW{=;GwC^IC*}j!Fv=uwl^o8 z4C4TJc%^0B*ffk67u#dXkHDA1E5UCUc&JJlSFyl;PppRzL>7;Ozs}&XtrqrY9*4z0 z#w!h8t-?don&I)BAvIpM=_12J6PMxrH!`8}8WkRznhfu(!DHJmGCV%Y^nK0XwJSW1 zNAmv6;B8QNsM;Cc2Myj z(9-v+!kee?Fr7i;y{7P@3J=o~G+uaN_BpRscpV0>Na58eyhejp!90{bw`=ni9-ph_ zTy>ee!o#U6Z-c^Hkn2k%yecew}eE`_($ zgLhQnE%V?VQ+RbAyvG#Y6&}2&6<*AP_kzN!_u##(@ESaLuPMCc9=sylRBms%UUA)& z&yiWLsubP|58hIR*W|&wO5v^a;B8QN{O#$MzHWuL%7Ztk@UVE^HN0CD-jyD_yA&Sx z+uYK3RN-Ci!8@k#uJPbKrtse4!FyWawRrGeP%m*9@VHHOyB}96ymbnX--#joq}u@A8N~xlwdJ_)p?Fgj8kNP|0TWL0_y}HF z`maSLJ|F>(k_XLuJh^?(XcG4P*izqQHvLvMH8e8Mk4?W4?l>qm{VvBEik7dW*PX)e zl@lL3PBm569_^^wNb`p}^3Rq$`F47B%VkAdtNLl>mV2w7efXVKA6oPCZ&CD4I=*?J zgAVm|Y-$PA6xVjqT^$u?sd}hm3;q1Y?X%`}{IccOdA}%bp;%jP5q1SWGtkmi^^J#1 z7QgbX%?RhdwJ$w8{_u?BubgC?U_{ldI64vPplD@JWykBk{PpWc2J))&!;!WlJx2!i z=e_n!ODOzzM+O4bAGG}FWYGz#3EUf~-qkVlrgz+Q|4q-|6u3Xw)7n#XvUMP@rYw9< zTPy6I+2^I!c?rU==(u5^EB93XsX*7%NZSoPfod7sc<8mi`}RN-u?4ETtT;+e(&F%$ zz(Am;v@L+J0s~!QxsyqT?`anBMD zww4FgT2>?!2}g1wxsklQq6j_<_)9}N?&W%2Yg$s{Ubb}H18psT?}zzmIhQb^G5{R+ z;@4XKo`X5Jhwlh|Ao$@xYkB{^^7nX#=anDM+qtAg%@6l1TFc*e&iPTp;J1Hk`E3W0 zlZ&2?$;tsqfx7?$G{5yWda@>Zl$IJMT_&~8)4VeFCb!O`Wcd8=@p)S2aVvIVlgCNS zHk&S4tPd^9&p@aK3>H3|vUJY3ZLqYZc6PKUN9M-@t75 zW0{7bfESLxyF*G}-NsYswJZhS(f{`PhZRg%hppov-J;0Z?nj=2+3pAH@}*jGFM%X%YD0@n{-SI=K)SsbKWasL=|o#%D*KLudSUoU0BF#T_V`Rk0=(f<#D`OApc z(LbQ!Ji1$8{&Fb`M(7rS`Kz)lm`?)&+u;|`W`Q|fWx+x#Zk$?<*YRrg2lcZ6k^(3b zIlKZW0j(pHcg?^-C~R0i7sMcxg)t~(VJM&Yt2~HLIo5yTyWPgn`&bxCbW09pwS|#c z3qvVwVInKFGpIgoTkQ3r7Wp(%8ba0)u2>9vnIEb%mMcF8=P3)L2q1 zBFy^2U||0QPpq3tj$kcfZ(a`ksY_c{4SJEo-Z|c{Qi(K=F0O*gU9ceaV7{Sc?n=pGjn|(!#Th6q{FMta{qz< zDv$dE{H~Qw@_qmhmB;oCRL!g8J!SA%{qDrO&fryn$M02*E-`z@{IGYE-!(Yb9^E==p z^UlIU5Ihjc&@!^y;DsW~xJ6T7BLsOt*Nx;DdI`?s_~mCyX@XYyhS4_R{MwJ5x)9=uHo58Yqa@Ol&; zr_(KcX@!SVSKhe7LwDPicUa-6bFj>Ec|hS+c!YOc;i+@5%)4C3=2|PcoGrjKh>SgtZ))YTa)uro~tj?W(ZQHkQeE*uz zw{oMcZHFq;>v&{1viN7;qU!wh_s(&a=Rh9p9G{b3_d*U)9}24EM41&sX=lmF*Q-;A zq2T$3>iQU`Ez*4I;li#{bbM7yCB|{9BkLm#|BE=*;J2QnaroJz(XS%RNUY=}hj|31M>?8W`}3Bl@*i)3wi4MK_7Yc;l&+MYuq|8 ze`kk0Z$8QL@R2DUsgA;QXFAIYYAlRQ4+LxHw}pECF*K{KpeH!+skUHGWZ+0!q^IO$ z`UKSm7evnH4t%jKw`cmhruO6x)ZwhZ>gbwRzm-0DIB@mchKdDrI?y(6<+NOSHPAKh z%IUD(8@#^uE!ZgghTxV3?K5Z4oxvLycFm5^W5M{Mja8NO)8O_+TdVRZ8rr$!?Q>_+ z=Fm+`-!*SB9SrTgqA$9N{xWpy729hH=%vts`d#y9(X8+XmJcsjLL0&#T0XLHHQg4z zw`t#^LOLG4f7STn+4RHkCsrR=ayeDxe0uc9a~o>7!IV zZPwIk`aJlvrvzbBs&>ZQ;xgEbS~R`7xCS<%_!xrCr=^v(CFS&=6sufVI-jNn_!y?8 zfrix zEQt004ooaibNw5hU7#j~H|t5JlSBPi>r)IA&ZT(|>(DN5MQguE`^YJVHk`dA=dfr*TbQV8{!oUy~Oa@H}r03zI@`0;#-*TLiSae@C8n8$ed zBc0{n!#U3};152=|A2FLdzeQ5M!nIEIaSo{lxRl`3$bc+z=cK-X`XU zY!mY?;NQ)1DEB%21zYX07{;tyFW6#_y%j9C?FKQ9vOjP$jzL_+V;(^y%EC}0TNrC^ zxc&vN7V*px_!@!d35>}&h>EaXfz59bxLV*=fv*sFjllH+w+W1SDOP-FMbhHWS5=*E`91@`ttIF81i{RVJ+P zwJb{y4#r(Xm=u!g!?mg5A>%@O@(Irx$r2`;>r%&?F0y&yq0uqx)SkIuh65VH+3g27bWS=`vaLEk9WBN^RKQT-Uq|%t( zvz@mw9& zMmk}nb4T1NYPCjMb%}lXBtDqtJ*O#y2U0r*GCuqSWVWOpv`CuQz#Cj~trLi!a`kp!?B*z+Yxw4!;kTPlU`l&m&fO{JwYMeG~pFkNX4M zSCUR%^CftwJnmmHS31eN4<0J-5O9wq;V60gaIW%R0^aJx14-qvO%XMH=u%m(-{5Tk zMt3LUB#-Am<1bTwd>!}wq?5cG;Gyyc0iu$GqvUb9s=T`ZxUVRk-UjdK5L8O!Zh45o%jAqzPo+${=p}2Uar4 z<>Mz^EhfeAb7?iLI5Lm%pW~hrL zS;20+s}x?9!ZYV_Z2*t$;z}n^&3Rn^hQjzNM<$%)@exgJTKazpk?ocMN6FK^x?s

_yYm)D(@bh+%Vi%S}Fys~yicTn;}AJiI;!GlHcpk3c64 z*fY3rA5Ki!V9!k|T0c;2pXIObsVQ0{c}2ohT)Zf7hC|&_Q}D^D)-|t3!?>O}Cd-8eUVnW#vOj>GlB~rZ z)zCAlU#(yzM@EK6qVHTV`mX4r1+m8d#nI*0R%fr^CW1<%6ncDs76+aQbUhAh9XH-+ z1)upB!`W~5M4h~#IU$1E0_nIfG}$DT$tH7fo4W`65v`G`MnlF1|`2!q}4 z&zz2o?#17fj>cre@4%D}CDZ4Buip@R5lTwjCUj&e7kxelGz&~`b7JlB%TwvJ=M(2C;n3_O*-sdVCb9P)92xeLPMnkO`zCAV90 z?qS)^#`*MtECqe0e|vqVf_Yq1#}F!V9@kXYNpoWN$&L-8;c-n}9@fUWcwAGL=g>Os zdaQ$2Fku|2RbU>U;dR@(JdYZMoXaBsIomYlbBW7=xfCS+Pn=5^z-Z48B)~C1h4eQX zE}}1JcnXbMJUcudH)CBDCxOE+3kC^)7Unv{<7RRlGuIg&H|qtN`F$47p)P^BPVl%{ zCyvtbxD|$iGVXlFxwP`a{pPX=Vw{Q7SAd099B%=}jks^j$3^1E-|ozdGR8R3Rz5D} zx!JZq=O>7ZEglBJER4>wh0zaGA}v|=@?}9L7MtT3=QEO z65lbBj@R`k`}Sa4z>(hF$=Z6?{rOzCrdvUyJM7V@r2W#$VC*!AwdWYHlLQ{FBJW~1 zZwJP=>`I^rtWhtk0$g<6yW3bmw%9ZE?V_h;(s2Oyw=13?$I2`>kK&`Yfs`GT^ixI~ z@v3%E`(KNv-q$K%)<;;YfG?i9pPoe=+)m5B0Dn_+8!w$a|2jNW9=C&1#$0)hwIUji z+ev<>Nhf)4gNGU(zYkg@2}jA}cvRjY;NuRwFB&|a^P+yc$?zT$JlP##J-$==Og;1s z;I%99a+=tgyrVvOXMOT&@owZYl+G>Q9`O96??IRFjvxXVHpg`qJXvOp<@wz>S9vdj z*CK_A>;pK5DC27L2Qxu-52Yea4??Wz~yr-rf@F^s!f^URylE+7Qr=|b*(Kkv;fTQH`JGy@~0W&5E z%c}3Bdca2idcbbJS&AMo3QeHY1MWLP)pXD5>NVZpiaZyXJ+r-X`@R$Ty94i>xx3@? z^ya*Ki%-yIobODxZS6~cut%e zW}!zc?xG`y)!pe0>n77gPNoUur}$jrkAg4V4LE5nf46GKcW=tWj_+hzQ8WhUlooDL zrE9_o+Z2||{%rr>AN^*gb@Q`etufXYTZZY97f?Ldg*^Js#{T6il8JW_Y&tQsVhu~{V=I?~V_JmWp5Alymf`JV+d4Ku+M7;{UVQ~V zw~{089v<11J%em$81||5rl5GU1|~9DKL3ooA-c^>I=BFwma0j@CB3GnMzlS-H#vJ%Tf3Q$SFdPjW`F2n<2c$^ z!AaGrr9 zv{Xw^DgB4i!DSuezY5H6Hr84GK*L#byCu)|Qf*w2(Q$J6IJ|Y)OVF7PkdA{CRphL* z{DSOsaRAWCeN4fuv()8bI-tpO40#Ui(&V{@JeS_8$@2_(p0)0Plfn)wLkxL@<|)^+ zPBK@+Mf9?Lsr5gAwGjNRDjly~cvJ!$d2PZcG+aWXmcQLsW*ugyhJ)7pc#e|aV64NG zbKm&Q%sR}25VD->4A1@FEik_=S%$^=7=+N$Nh0wUhHlcr_y}NL5ED-L+bD<+FbhWomUHo|1(rI?8i7rnrqp59 z3OP^exF8*-XaJ;L#7Q-gwr)#aHH!J%dz$0v^r)CRt_hYmI7nCtH8eVyFfPyyFv?&s z>m8#{m~EdPjl+-~&n@1a#4GX~jV|(MP}VM_^%9*#<(biQF1J*dne@b)dz%uy$);Wh zE$1XucO7R#%vHy^(pB=t>P0WsZPm=5d#(~Eq2}c?4CvmRwUIpg&m~=8c*4wGPUjy%xBpfAg z$l&e8Mf~2APVz2;2Ztve+ox`q07oe^c|Y{YTZoAK=tuj&^Aj)cLFy;GAA+~ZM?M=^5O~}_kxrJ&AHYMNv+PmuVZ2Q!jf0nPeN7 z(n%g4;hmQLKS!drOMs)~jrHzO=ImZ;O|eyt4Xa${XD)BTho0popPyNTJiuk< zXI4;YMlV|eyKtei?~R@!o;?}u=$}iAe)$Yrs)P0MXVdF)&PJ-~uL?T4=F*b?dM4P> zg5$qGLx1&eKaL?tRnPa^sBbiNhH8slgY_zl#n^$lb8vpM%KVXetCeMkFubt@AA z)xB#Jk;7C%mS(k21HFR?#(6&C1g29OvO(eVjtTaZ#I|j3-@wzkmvyzR?ta^7a%8l- zZCfi(g6M8dr`xflwR^)b7HOXA6vgun?c%8StSq)e)7QFY!`gWJmNuyUWY#scpM4X% zv$ZB6n>FS53;ANQ`~sxopn*dM4%1Jx>+>^qD>yjTrTu?G&hK5;%}L#gjk7(Xc1zAZ z9NXDgpRdQ^sk$rH&FMHu)0FhEZthbuKt4j(bVR|do73fCdY>Za`F{F4+}15|6r6si zeM@FQ$Z~#j)F8f(f87xGPBxDE+KYp!Zv)k3=8m(SfQ*KvKAx$Ym>6dD ziZ+fqs8_sr?z$C^xnR(Fh?HOS&wWQlgec*Q9=W@&!J%z%yNMH~Ux{nAhDFmTj8Q9p zQu$IRaBnLVR#gePu)cz4CWuF9ZkW627~G%$9sw!~1o`oRXsY@c!OPv<3=xwj(KKaGcKJxXMZ(3ejY0&2}eBAmgBZo(um3!rh&~Av9=EK6!#l)RrnRTH=XYk~ zikQ7HFgp2n=0W~|SH3f6(TvP@X7MAiE&lo3&fxw0of+;5TeEXY9*aB{K3=)bx{eAK zjAHNY+m8oo!k-(kY?xzb?^|<@)5(zKoAbHALwt44kv#ataFP1$_GbA0R9ggY;jI0m zTg&&YD}UcPeT%B$Ot-?pzRj)Ww{)IkIJI`cTmM<(1k>3F3B2@en^}Bz>D$)Fw=GwwglM_+ z!y&b!fj6j*g9Z-K?cj6kXuFUh4;wg#Zq~xjHEZDs5D9-+;e`uMu(^XUXlB zoO>I#vvEY5cf#SZt(lC&x3G?bn!N%37H-h^AzGqf{ub8dupz3+a}0S7&5?2(L+D}a z*XJ60issY5WD?8$nF4x7!-e!kU=EVYgTJjmq~RbP1hyPVrI-iuSsaD@zNZ({MaD*Yhemf}d0Zb`HB1fdpp0lFnMh(qb5Fq4!+TWWar|z)ClwxF@5cMK z!sGX;8}B8B$GRlRGxa&Y0`HF@mrmXfQ=jt@MD`)&21yc5rz9uP&F;VdZe>4d z=9}-DZ@xL+yqS5GrwvC(_MD!6iemrNS)w9r{Z^F5hUR90vNN4A_Ho8m?E35VXKDlK zLxb%9vrAQnW0R_?HZ-WiGc)S!j5;mtLA^&@S=KvMhtgY_-! zUDJfR*vy{ksfao{JUgs5)LUaMb!tOgyfH4`6c=xfi?_tZTjSzw)_7~PTDK_eR6@JFrQuYf(q)ZNO+`w>myGD{>qgzc8Y+poG}$ zaMYS)F;25Bb5O;m+NK88X1vbkgt*O^NVgdiahoxlZP?&$!}i)^HcGEePj9EyfSooS z8{%cy;+-vVIcTxF1JZ3;Aa2tG?qio`!-oBA(l*(w*&3H$#BI4kyxztRzGD+czGUav ztajQ=0gQMKHg83`&0C3Myt~%dv)Du=GNVpUX@QZ6@sYh09UGt89f{6F$0oG(_DnCCo*U*c6dTy4=TrXTC3-21AB2*C`nVy@PwL~ZOqErbal1HcKc1=W7e=q9< zXVvdDg52FSTpmX8pgi{q#9b38*@^MpduEBi;y>-SYSmb0bL`=0G~U-aXl%^lB*N*q z=lG{aqWfoNeS0D!d;RlF>(+#{;i=(?{ju?wa8E5sa}^_PWO^z#tJB3N!fxmQ2O}f1 z)6tk3qLy7%_e6$gkj!d=7B(azzy2{Sb`=rdA-sPdsfBO2Nt3sW1RGa3wZ_|!oEnNtR&+ZPY% z2?PUb{|-AE2ZrN;{+>8)gTa2kov^bz9Iq+@%9UD@9FTz3F`|7?Np)dfp|*=2RrOI z-k{ps?+?ZE^6v--)Ie`IPJ103mjxXhXEYrgXEz<(WYO-Siyq zo~NlnzbV?8o@`LMar%^W-oVYxsKe38k;yuOoML4Q2K6m%Z7uapbq!65V!fxTud8cm zX;G9-Z4He=(9ZPB{N0_BB;f{2d?Z%G%ot-2pT%RYCZ1fwUSTh?Grl&nnH9vE5>O$J0H2?lu=|KB@H1^Tj&V?d!@ZEc zm|E#v%&v4SdMepsR^`4~37lV={g;#3fkQLW{O_Ov;`^le+iK+lXUscl*nyX44nNdB z|G;cr?a>3b2ioWJ>(gg0pYHBWM@Z!e}UKDa0?{=?#i#X97$Q^$mv(j3)$II^^5sRT^8WdyLvJtLzn|5}3m43M zW#4?4vN$u(YDyLyHK_}7P3}TW!&Y`)F!O&7zIdTjld|wa&EW%+U5BDg;NwwVI(S~! z>bfHb$GbdrujBiI8G>H3INB9P`h&`qi@UmV>q3k57vG{h%*b-C+LVQy+N%$!fe$SD z7l#7g`YRXD4P3rBbMb9eA7xTaDWsP|dc}epR|>AB%F6oGnzDuPwlrw!sgV}4YKj)t z@2uQ8d~o~X8H+m>&s}`q;_%|^Vo%o?u9}^9E0;6>;(>5DTLu^RYC&36ve zca)`6HQxTFC zWoO30%0TO;%ta;8xG8P1JaEb;_hMOK{U&*_s4HW!IIwn8?atpHWU#zclLmR|3wd3q zgSKkt3%}0k^0pm0nALSg+v^8CUGHss1$Zlgw+eWkg^a*;6=#&z?tJ)x>Yew;tgI@Ik;9bwl#~fw{sag zuYj?qiWqAzWo%a&W1cT%ZOyspoYH3=$cg2ycRr1}8zZmDTx2zlg)>SYe!%n44fFDP z_rl9nDR-vbL21Bw==mz=ovV0Euj!1<4$r9*)4SO@YhvdrHEZgcMr)ODhY}7d(a7vv zbV?Z;o`^-1bJmQWOEWr2@Mt)ojN*Qor@#266`d~xK5{=h>EHMLW`9$sr-ng4(#cs# zdYn=I$OBACyD3oWyeWI}5jH-QmX;RGo)YMUg&M0->^6&%K zw*T%2Y=g8gTK*hpQ#vzldI)CMSQA*m1ET3b4Nm{ma#(c4lrCn3~43lr%QM|1(AYE7Nx{1j}ouuKz z0r!p9wo6Z^cDiqL-Mp=m$pMMrUkhB@&Hzon1)APcw~%q`bu35v$E{b_9|*f|`Qo

F^^sxsrZc4iaxvWiF_}fJx;kK`D-d! zntY>2evFX?_Ag_Zm}VLImYHqWvy5B*tszZ1JM6yovBK=MV_75p*3oTG?EkJ|69${; z7TE+#l2vq@u-g0sXCwF57oHuszTKncK2ytm>Jx>XFI0B4JrYg5nbkNCNXiWdDdbwn zyqQ&?b$UWpR@``5>Cywvo3CkSPyFWB{_Yhwcbv9!CiCW<``E_Hg+;Wu#k@|ed5j=u4s2X z0crbKnpjNXAfnB_bJLhGz ziz$ne!WJFM&KaGLQ(1NYiw||6jxViZ?7kyQOQ*<;U9K>BDTlfLu618l)|!HtBo)LQ zbgf}Xb-USJA%E*W_G|WS_9J%m)i=`KNLy1~{qxEXU_?Tr5C<-n#ys?6d_0Id+fsj% zwVFvq4yQv(ljPM#suqys-c7A_%*ir5Z0W_N-z@!Z>FCl6OK;-BAKS{dF&`^tMc|$e zT^y{J1=#18{1*a&zvuv1tCD`%z9 zY&Rg^WUG+ZmAJB44tP^&1vHi+`{>dVbUXwdvH>YaN;a)9-evIS^Y z!771u5?hVGYQ#!Gv5KWEz0D-#>nMt?0NSnw|6)jqLH-nLXI@s%>TsRH=Gh!Oz}5g` zjiDpO%7ML#r7bOKd}MIQLk{u*FNSpDvz2wS7S@cvMs_JUJqfy#px=6SGXGo0)|*pWHJryO(2xFz;~L~GhxEbcWwJKt zv!QV@{>s<|$i*D%fzNE>f2XqdvrE{|KzTCgDW~n8rb_H_wQ!Phz$Y(wGign0W8SIe(PnF?4@FG}d6|~F)r&92Uq0F`+ zUv0=$GjewsyAb(W58qs;S-uY1tcPUcL%v6RUVtBZ5UT_?%Gvp_&or#;2ai@rZ$Pf* z*$;S0t>?Mh2!6z+O3xR{>v`0VSHQ&uSPr=7p|qyqK|cI7;;#-iIUgE64mspC-sFDx zJJkK7$Xf>NjS>Wpb66Nvm(k`>3v`5PC9c=;_W~^QJm~+p^eePvhnN1K zwPSxoiEjg45j05y4<~Zl2cNtb6r%Nd71XbRA8{lue}EpZa8A^Y9cC+$Ps-Q1_#5Qq zTEttj95xKdqr3$pzSNFoAcrKu2~U0#JgEJ7Y3WsH?||*7wR5ou{)V{USHKs_k-rEy zeG?Y(pe(3`qP8rXTPT&e(2l`A;By4+M>aT>B0U!vllU8B?_sCH^T>y5;oW=TKZU>` zz6$@Pc9Pn$Rm=@5yTIo#*Chk#)Q;uC3n$Scp3dG2-`@x?Tn8_lV*kNgF>1?1J5~jb z)JkMg-e3=ERo#$~gLJB;<-ESnurBy>8|oH$^nTO}YRA^%uNF099WH8dD>+>z^#HIm z=~E0o>!6Qle@K2OZ-1yIYhf3mX8Z_z*68X)%SAHxp_aM>qG5f8Te6spF?}x zjk0cojW*-^GPGmQKoe?zsI6_lMcmfF+Y4Y>iPsBie~O_?EzegO@(=?j;&Uq6A8LcH zMEmnIt_$&?HjMIn3iwojE)~{!8{S0id@=04mh&kApE=m57k*8AHlgjf9DJTd*-@*p zk@KP6joMXee=>Q$^D?}X+EwC1wW)-+68kiLsGVd)Pkat=L?Kb z-(OsM4W5$$t5IuMg0_#^L%p3RK9@tsry!lmitIwIJk?{NPdfQH>c{WFhiYRvyn#wA zioXf8hSZML^K!p{w`0|4$5!(;jM}o3;BQsH&VdFJ`1~I2&r7_n&}!r=uMkMg3}qF4fSy8Z_gm zVbqS1x94*&&c|;)uW4zh6K{Z?T8`hN+|Wj&o?+w#9`8eaKLr*jgB1&auj20^UdO2= zOM%36exc5zhQ0+I7}~K{(Ed<+M12|lP~JVTGL0)TkLQu*Irm-xHdb+zjz*3X=9}`I)!n<0jXqU0=YT z(Blh;QAnfIenl>!4@Q><-`O9pM<|%Y587pXEL>i-gcGvAk4g#Cg5uE5wOBM(45@ z6yMn<=4;os2V5Xc|vQ1G0@Z@NyU4Bg%cblE2CD0%3JgisT8fzw`ReaQ|77 zV@P_@Ach&6(FrRFTbFmu&|)GsHnWO9LXi6hmPds z6@WuNk_t))rKG61w4|h>9Dfx+Q7S49zn)i6n3r2nP+VMC$Z?8GN=i#hE6Nq%lnI=} zV4jy(Tv%KT`hud8;J16JfrCsy!Q#@gvWg1mpj1^>S5^ZDD5bAEA-=Z`;?G#rwJ ze3X}iNo9p0tE#%X^w1J=q46mbIEqpUeTY+4xdNQ3H;$GRmlWieKojT#S)@+|&sT+_ zl$BGyjvOj1D9k4u7_JQ8B(6f(N1 zjLa1)J)W%Wl$7+;jI?wl;4AGNdwzUP_-p*H7WnV70LF!X{T#yro#CEF$+1;>ZN-We z85yYD_+Ev;id6vARx4;j%F7E&%N3>iD8m>1SJO8jJXWn>HWVMk5D+-!Iu4QHA2{^K zan`Ik3_fcp0dc_x7)V@$uQimg1~_j5q?B{c)j}2_a2zBMe9hsvfk~9~O%k=>+BIv} ztXYfL+O=zsItUdB{KM&ZY;84gh!4JxI`Km)acmT>~!k z2bI^Z`Q49nK4c88BiD{F@!{Djf6aj)&jtaw&IGXVfzEGp*8Hn_t&Rg({KI9fJqr79 zDP*uU5fWvxIUE9-ea7I8+T7w~9*X-Sr3*&(|fPM0gi?M_jO ziZIqFEW%I(UHa>ZRoSmJM<;lxIFIZ57 z5lLZD5ylEMN}#Tu_lAcLW3ZB)#m6Fr5Ksu_7|xVbh(40K`HI7@VXTv#l~3c9!eZir zZW8^XLj60&5@eMlucNQc%PT49Q3i&ucPl*FrcB4h=x=Cx&#>*89@yVhsHGEgHo=-m;}Rv z7oKGhQl#Nv455uhXiTH?sW|i&aCAO=OoNQjScIgZxT{xJuYU6gWYGwYi~@c1u?Xd> z5;F0n9DN<*IOLslE~b3(u^u0bKrI@pDaxUvWS?9VI%N(2G|oU7(73RI^n;yWe-q`D zlT)bM5LN;f#+AUq_>z|wa8O>^1;T-NS&%JJ?kJE_QSPrDO>w8VU1@2VnHiZY#aJXe z2V;@6jP#6*v^0FB|Ax0~l21Caa^=d*m7YxTjUNyG*Hu-ORg_dzKqem_!nPGTL@u?szh$EagD78fA z14ku3oH5}DS#J>zxMKhdS@2XIBz*`6SJmnxGD)l;1uLpn14dAwlg_IJPSp_?hjHSn z)m#uL=^uZHLW`W zM|`cOOp*GO364`nKS$moh{zZ0LdMYmgoS((j>K6I5dvD?xi}366h~YT$Y~ML^QFr& z>_hlmJmHWa!IFd!4Ze@K^78V?AK~3-WAK9}pv1E>du6sKI~%^`@pyjM+1V8;bnGj@ zbl6v{;}{wJE?b&KTlc^FBkE$ObO=L=^cAbp^>2(ZR;^mED5Xkqd3ixGjVO*Xe3w(x zt60LF))I1|vy-5l zh~t2zhPH-q5UwhIB~`~EZUzDkOmv)IKk23<&If$0I3$aUDt*m~AhE)ih64?#dnY~| zXU);K2?6vRld?+mq#)tIhKL?|6JTz7k_a3jjthq=IWh7s$aFqPCAlP==N;dNoD`#f ze25SI#N)ULhgegB5F{A$ymO@wIWfS<%ECYc{{{HYL!B&MwSvYNt1w)p(Z+8&rS_d}Sr5K{~fh`7(Z=($PKo&AFU?d~!lUP)y{AS>7nlQ_y!6nKIHW!0SZQzLc zLyR9^6&ol>)*WAIDKIeW!cH&{Ay(&|!zH-=7x3QK{ zs=WG_7D%td9xs#8HdtB*3+n$@L5IWXPEE%+Iy;wnl)5v5J7+GxF*PkuWa0z&Fm_a7 zY<`JVEUjFtHJhC;?3D;_}WO2gRKa{S=zs#y#jt?;Y z_|VFOWCnEt{5rY;p=XSEP$O;JI5b38EIKkYg!S!1L!*(&X&y}2f4Oml`KBjluoiS` z_Eg2&-=k1;9D75Q=8bhN%G?Zg{zQ}(rDoUM_{6Bv+FXa#rqk0Crz%((kFA}`IZdOD z&5@CFng7(G?bFe{L*0?-p@zDK#-Wh6N9~=SjWpD$z2U~z*1CGNGZe0G_cm`j%d7fA zec_gkEv@Qcef`;Iszg!O*w8c-2n8Ek+TsYkT>>BI9I>^od1xj&eI9nn5P=E`k$L_N zd%Wu{q}X;!A6f@PpO52`u}%QRC^7d6eB+mYB;Tn+Lj$o$G&VHk4Go0wJu}mR&0|AD z-P0q(6NpDAhlYaKe?u7kJwrpjo=^aI%^RCH)*CV3bTl$F6qp*Bm>Wfav5`sIH$?jl zMmFvd-Xl6@`G>Mpj9%UiE&f{0yb$zadiUjwt-|!t8T?t5^DoVEu7i#=?vc4atY^~2 zE3;Q%g+Pjw;z*HGovE%=3>H#TQ`1uM$RZ^(6^qa5S+D+~{GA9MHQ-~_!;xGME2_g4)EvD2J5D0FTx?UJ}LEop)F=C`%iHsf#-d24HvhEWKF_`e9x81llbm@&ke~F zH_=vo&wa@g`M!M*-Nz-7h{Oiw$yheAk$G~LO>APGvgC=_>+jj0Tpj2NrjH~~^djlI z%OpYC50*)S*`8e{sgrqrl{^V22Y8MoPr@+*p54ilpgs~GOrFRO81S5w+$Kl_>FwbqvCblxq-ODE8^aRgWmrcb{ z3ZBO;sm8eqwu-9lf!7aNSkALh%5a{F%tmdBKu2s~sp{({Y*81w22(O_{C@2!&~J)PRlHNDzk% zER$v&LSRdeKas$eXgQuB5pF%Jz?Nz|xWJae`Pok~u%@47J&z+YHH2S(EC?c3bRdQ0d=TS?lb~J;2 zMvsRci0HniAKPF%u*ah$!LXg)uVg4~WpgpWSCIZ^T4aY=)N46dlfxNQ)*chnm zJ;%m?F?U!ntQBjF4sWrxGBcVTY-hiC_FKr4AgKJL9nZaq1rm2$jOXg)jLZ{dlCU!C zx#h4P&qpkr;xTs789$y|lVVs75K7Y1+q3=kq#USLi40r%QM&QjgZyjvJg)zR_dH|* zg}(4P{h&i?Pm4P&N8*k~$qIepGcJ5l<&7X&vzdS>I|^4J{61BUMq)UZMu4PXITGme zdHnt_w>3?X(C74fW$C9Q6KcNuT#V~xMa~j1-20g@F&5KOFgvnLioa>O6wEd( zLxbV{GAWq9Stg}5Q4TVL4>fu+I|JXagZ=prd*}T+$Z_BTJ-4|WA(?sc4TIVFC1J<( z!{KaarQ%r~l)-owEbuMK-(YUZ<;ZmxA$(bdOO{jIIqn>n(_Mn!e1v3ou1m^uNJ59t zf$D_o@KXsoxbodaZUtIg454YVo78aU(nU!*@=8)M7b!8)Zw2%$LgGm-sSuGlLPl6l z&w-|})dC#*gzI^g!!1F!Lr%xHB%hD(JhGR|;m)UD`H~!Y1*Jp)ljTzA#M8KLZaGy% zp*D<4<}F63fFn5(&2`Cn0C3B@%H{KUHaUsBf+K;*<;ZuDLFDHdQeY9cI~RHoONV^> zWjtW=&g1b^`BWi8?&2offLMuqsXHf+n^$q?Ko9&O;BxVACr9i}6$0tul2b^% zMnoEL5tw-8LTh&}FDVVm!@2m#7r-cKIc``&p3RXniN{z4uuxb4m2mwU-Rr@8iyLrc zrxM>8?sATkgGJDgAYX)75w}(<|8~k5M7cq}OlU#+(?v$qVc@@fZb*G(H!ce(AbDP6 zWn>4r09Vc)xd2O2(55l~Fd#zoNlr+FO)p+MqXWI@_u)PYbDXiFbVyZ zagz!k!a{Nm;|}2}^w7_?Ke2sezhmwE8IN(+# zLOkYh7Xk*Exh@B3OdNy;PC1q9P|d%!Dvn&vx-0Tv72-tpM{p(RsOGG8NvI!s+cV+( zZ>ZDg^{7tE^2#EJhw41Co5ahPQeB?oLCQ&v{O_WWWS*%ql%so?(8+3|4&|auczHPF zdA%@1=F8+(&Zv(I5DZYp4k|?j!i3yiB!-(YRT#@n?Spo~mnJj=0wQM;E_99(jBs4l zoGmY05e5(9M`=#cOz6BgOs0AUm*Hy2d9E^Q?;W^!LsTYba|sT42B1dS!^OEvVUvG= z+Oqt}B?QsQNjCn-=Oy`T;6i-lr!IL9%JV0Zdp{!gz@O#MU*>+l{9_mrD!n93{}J+Y zw|u8Vb3)-%x$@6RfYvURpdRLOt=-g|xH2>+L9@!`5>1MHA!n3IDqId7Q{>-r9W!}G zQ_)IOi^1EI9GSP4xxnEyCl?B!nFRv$9U|qOIE;`i3(oFbSjL@4E=qk7k}g3XMNFwH zAgDVJXk;jAEDCagu__0c1|C%kfy=9hQ%>V_X?o@6-AEcd4q$RZT;PE|1)Z;at0eS! z;8J%h8G$sa&PBtD9jS%L54uL`6Y@9~O4CI}K?XrXo;<=$2uI5>H= zco-2%0GxlW#P>&WIoM4*zKh@2wJ<%7rYC^}2Z(P9YJ`vQ_0aVupL0uUH zbzKnDRY8z6`8!+)f)D?Ym4wtmQ|cf|?ZqXrL6W*t1Wl=frqn@G>Yyog(3CnzQlH~e z2Y-W~l_&=A1xw@OMhKRmAEC>Dsmp+=%YdoNfT_!Xsmp+=%YdoNfT_!Xsmp+=%YdN> z0?-iGCH&XTOY@RK`lV;e1gBrRV?>y0gz<4AB(V_vkj5}E*;p$tBBCeHfL@3ndYFvh z-{I%$BKRBpkVrt&@pGyO-i4npi{Q8L^OOjBAYI``47cH@O9Vl0e1tvw=|}j^fT_!X zsmp+=%YdoNfT_!Xsmp+=%YdoNfT_!Xsf*2?rBK4+<)ov+K|yK{ej|b};)mAYTI#jL zRJFq!_N%H=wRLVn!AeV7;8+D5Ri(qLDWSgp)P~km>zV{K6vn~Os#4EUcx2Gu9}4vK z5^&R|O?CC%W>QyQDD3aBqX$BLYJFWxQwzWiIIOs?mE-$yw6)Hb!Y0=y3q~k#wqFgO z6(q&xrefo}ry`>YpR|I)L>3J9cLX{+bsRluOYZ<_-NZ%l2v{>Y)C-Rbsh-$`_*o5JEY?H@y@^w2sh}|f!!h4su zyK{SAe}|n&PZjcQ{Pd&_D3&wI`y*GLxu}VsEAJ4hNxEGqDO4zhY97Kgz(Wyka!R76=yOHQOP44PL(; z#+Tkr+hKgg-3Jq34UC?MS|k9kk$o!x*2I2khha6{+jaf0EIvEmjqoz7 zyk-QNvAF9xYg{~UyxRscmU4X);P@3>zW}V$e6P$=J!)OARfu-OwoI!508V6IowW~O zOO~+e>VtL&7F$)~?!&s^LR;zNO$NpSr(J*xmT~Kvt~L^Q>m`;m-IV~udXa|#)E)xs zigg7qB(i5; zee`vtSQi~VX~g;4rkKvt4N2h*tS2cP6(T9TiG3s~yqVpf6yCxP zB!#!Kmy^QVSWZSV{Wr0uq;M4MVDf}|HlIA9f!&G(tMl=y_MnMvTkZ06a=3Wbw`5N= z*Xyt!X_DsiEI z!e;{AX$G#i6)BW-3NC>}H;9CE%#{>Gar^DaVr*>gH#H1YD%cz~W zt-_|f&_M4NwYM+qZ>U2`0bbOkc81$p>o=(#15Ir-+$;3<^mXITM&Gu__v*E@(%7pw z=mihIAVKHSXFy-A0^(>u@|R=fMQLq@qFy}nLu?;gOY z7Nkh1@OE^lf@23p=iT13^c00s_}iNr)y{!lUl;>Z5LEhmz3mtkn(yebt4jNHwEcJDvFTyX17FOUd`pi`@~3X3{4?Ig zLq2#mu5)k=;nI97><@+2E!}+PvYfS2wu6R0m?Ksc=wo~sSx!d z)JAdmt)j<+0zuyDaLU_ouq5(J^KUYaBR;PGBwG}K5kv&<5*!)Zt?r(f-ZeZS+zM}U z(|io=fY#2~pY!kGjS)>_zscp}E5Y{?S^ovPA8!L`a*>v$?Zid?mq%~6!y74gt9wxU z^U>1b4j=OYwwZ^zM$8@+Qj)hlps29;$V6-=GE$>rt=sIL==24(c&CS|hQeqvw!i~? z-64fJ$}lGcR=pu6t=5A8xAqQnV^Xb+e&EwiKBq6U4rr9nu3&rcw#fK|dVVwC{7cID zhT6xcXfNQnw%ZroCC`Dao%uY^AHJB=^G=u;EKXR#lWh7pohin&5OrTc>P^*ImVG^w zHqdhlUM{=vJA!Kz7nMr}mCGpg$y6@X11(oBIV$xLma~qbSFICau^`c?y-NGl_v{|=m^0N-=nsh%~qdON2 zss~}T7;xHD%zr8;*V8oCEaI5JsZ z4}Nn~Yin~`T`NRfMutRQhy!L-q{}4&P-XyWX>M)=>fBSSWWI1ez;aocS&z zO*4$O06uFZCMliI8Ht8rj$Jr^D{QIRCEnRTZ>DOR*y_T)W^%G}`huBkXmh+`dVn&3 zM-RNQKu}nlNnbVK&{2bXcQEN;E`t*wfw&7znDi~8Kqb|h9iyqWG);QDGcf@Vc+9{D zBTLhq#Hl&{_qk*)z)p~?C79zRPfGej6>17CxqHe?uxIZl5}xF!-f$ltEhKAMpRuKb z*6JxgMERhC@Qkhk8ya z)fm%h*ybQlCo>^}-i(`!f=Fu927_%1#o!Pa8{WdCO*{%eK=dvqoywyqenjtO(q<(% zr_+9!NvDgbApSO!-YepQ`e`PeA>xAkw@mVKZrGGC95du^vA_&1x-39Lmw*LmXtY&` zu<(RlJyxKhU9S~t=-6k48kz=$tTA0tm}0;L36_8jnlMAn?Iz67a)&0w;0NQJV}S{V z01jDzhKlD}fQE+e<6`jSRx7E9K+*tUHO3Jphv&7jJFk+Lod!T@?5*TAfaV9raP7vm z2iG_*x);Em)#UK(9)2f)LGiM80_Xzt3TquOV@ymlM!rp((5{BN=q|nPIQMc*S~`D< zjEBfcZ}|Wnp2eNluDRI=?gwx~Ff$TEplWy+fhwFr$fRZ!&sGQVU=f4(j=lj*Hj(&N zoqZ4wU*8#X{+4&*xLK#|4ElHY{K2qd=EbItLD8;Lh~*IqW>ja#M<8~5YGQmU!X*Ca z8h5s6`S|(?Ot&Q>^_jM?iAk30J*wK-9j2R}nsqfsL$R**B!G~GNf;%drPeF!l>`*v zOi@`b%OR@rqBQP+ek$qrJxqGe2;&~;w}|W+j;VCs*zEWeF+?xf~@(&p(-9X_D*68#cw#dgL9!AF}=$2!3MC$e8{>m~wsT)&U zJAHNZA$zY4k z{eWOPfNrFINC3?`ex;@npeH#FnS*ZYUgZegeOub=l$w)m_n)sBN!)l!-FzFj7c7Rt zk;h|r3^6_%dFT1mDQvmafg+DfV7ogS!4Y*)F&9u%b4(MSbdsW{V>%(h#AIV?6}Xj0 zCTE&zAZCM7v%j`hISCmW(=$Y*b@Ny}#XnRAI@##EAcI}5a~c_l?3){&_@Br{qoMY@ z%EfYI$i>Hyi}5L5PRF*t?!p{Bu3QBJaJvoMCL*!e|AZ~#O4RV!cUPhY8MMD!)Bb;~ zI7f`)tb|h@&llscq40g0!Y8;MiCQE|Qe!=4sZM&UWkWF2q1RWT*VHiY0N$xn0X@#C z1Osq;gt$%P$VyZ(baHwtaLk5Qr-LSn)*GeGE3X+nb`xac z*~yTFyIph>v1@$xof}3Yu-V0A0-oP>Q5%X;Nq0wm%@`(O5u=HCORubq(QV>{wWC%* z`M8BLSTnXE{Emq?C}Co-U@~ZU7os=VbgN~KKe){-Fvs(jSdckhFry93aZkEAj1~8t z-FzI}j_*J5`2dZc^}9}trx&oA=H1+LYUC&Wj??MnqY>O&I>nF%4-3T2X52FaAXo~U zuqc{vPs(pagPbSbYFtaxBUwSgngBP^1W9&Q_HAq*zoCdkqkD#@MllNB&9awZna$sK zNFR~b>aC3!W8jtq6sy5bRp;5TaaaL>65ITiL;6@eg+_2wQi8verCUt`^i#*?{}WmI zj1B#m%@NaXC4zu(i$o;LU9Ft0~eUM={5vOkbPK zPf-up=D$sq?vq!KOwa5meQi9Glq2W;Ose!1xmqW&vrpndT+CHz(idITW5c^*R{Sxm zr*XWmrAha=SC63wg(?p~>j!vc5x@Jj_=Q%o2PhZ6Oq0IkE}Osu+gT!f#2~b|$0LOJ zp>*k=-PIEY=3~h)A0y1Kq)U$w%jr3^1jpq0i*)JRoTrYuJk#qkq{rR0aCtp@A9AT^ zfh<~5cCxacVpZAKxi)_ALlqh!{;9?{Rsi7hLu%d8 zQ6#i*JeB5H_TqvRyjWYzui)uw*h`D)dwQ^5yGvnm78WgJXWC*3z! z_F_d21*-ggA!Y4Q-C8D{G8>(X@Hv&S;fYv;QtNl&NN+`L$2T5x6YK6kIE-~R{@#uN z?)~Z;8u65N6D71`s$7FMHr3-k7rRCR%K6h1n4*}7D0~isNdZ;uGk{Fm3LI;^n>cBc z8~U6^55YoVZy1yC_IVE-qu0dHW;>YFM=-2G359jhL4wd?_WoWaGLJjMDJJz}F5MWN zVa#`$xTnM29>0O68$2dqnfVSY(&@>NBE%iW4f(@0cmh8+GCLQIY?zEp?utZdTuD=$ zH2GFra}wQ)>KMwp+Pd14PuK8B+C`e;VJ|ko^n+y$rr$Qq?w_%8qbNvgYN(&20B~wg zwy41I6${%NBuee^_q2m4J()0dFtyYs7M9nKNuS_+u++=nF3m)OL@DK6Zd2HK!-XIgiVJh(1MY9YG9sP82ywQ0jgc61!z*qNL{0+(*3wb zdn)d2!20hktULO)Q>h-GIq2@^bRB^~)lh3{!zfn?ib42j?aB4E$|)28`okRE+s$|Q zB$I*p0HK+3vQm%f0UB0=?om$HjwN+rEWPvZs5yUlf(xPFlj`Q{Fc_wsa`5S=D^0b^ zI;EZ{zr`s*LX==&P>R4Qgr%Hz8c~1&r(Yu|zsD(k{y?_?k6`%;4>9RKFfX+Y(`I6W zSk2_{dDGDiljG=eH|(0*JvPp7g#?&0uWzYUE{1v>g+tmnKtryj(XCh$HG`HYVQgz2 zWim27IXOKw#NNq57OayRp2Go-L?On!VjT&>XdktqEVYzkJ)Q!w+F01K9#0c!<8;D? zzke>rYR{cNjg{9`*>B(~mV#p=yHsibShh=&o{~I$cRAK%^S#g1XH4UwQrd@0tlOiO zp~F8I@cC)ap_gwj>%!_#IR~9bE_EK^0= zRp1efUCU)$hVK*V6Qhyy$44T3jW6Xh(K&3zO_|0WL6iG9{*lP_FV0c2uadDCYj}1p zrt)HpVTqL}R&@*7zo5Fsk4`7xV;Rg2$GSqfCOVV5)#pd2wvV(4a)XpY{PVExAY%1oZX?z}?2T9>+1H5Cx&|syEl=17LIP4` zX@{Ki_o-4YUwMni?=;||r%~9{4?zh~E-(Sg1t&nc0twJ2D%%8TGZk+Fw1s836QQjv zBgKUBe5JDB?wRpvT7^j2+9OMQ^+cmwKYWCCx{AwtO|T_R^+o}m&risvb)utd^Nd(%-RdON)R9pp6z zkQOtM;}`(S5^^Ir6AR*ds!O_7l5>6n%8nkq^rwp}BZAy1M38%e2=d|=L0;w}NCnM; zqm#qx27`o1X;&N!^?=kvKtPvM)4|!*!sl-8;zRFxbKT_{U zX%V#;WKlnw*ezm|W$R#R)FsAXq;BFE%urNY)ozjZ7uUlIf4Kk_na8ysm*y|nn62^_ zNjQoJj*`VU6Nqs$dDt<^IySo3TqT~QB=-zYsMKVMB1~Rv7%JO}jZZR2(jRd2N@AH= z1zMQ@#g$jikErqL!wT>YUOb{vG~>K6vZV7C$r9(yk|oaDCQF?6M3y-3gS0qC8H3dM zSd!aVMyfTwiDjf&sfFnn!Y1Ry2fcruiL>k2cFnU?ur-*U^ zAj~^R3*GiWKR`~MRk(vB^k@=X31BY4Z2|X(!o8NV0DU+pU`BZW#`Q1?1OV)YLoaP9 z6Tmus*etTmQY;!Q1OZ0L2$(Q{Q92rsD`%7t4YSpLjJAv-;E*sNMj1c{Ke!u3;O+2X zeW_UjWHBu}35CFQ&DTw#mw}J8EzqG*jGL3=7A8Omw@8PE^!yjwAcRw5g#`NGBc*l- zoTN;L@Ucuek6~2qMUp59iWojl5%{+#V2Z%Eg?gB48~%nj&B=jEIO2tVO9(1gu3xrULIpvA5^mL>S@jvL2F2HbW zg-Is(i~18MfjgFoDFk$Q69vSk3;|o**b^e>d~&5pCnR*}&4-x-QKd{oYQW%VytFx% zR-dpDRx_Ww8G- znKGbFs?2n3+)$<^MY;vbypW(w2U<|m@+23hn&71tdcJ07uq)rR@S`cxUEp)4$IKL` zv69f;kY40?q1_jN|8om|*zfI+mx(H45g9SaH>XPf2=Xsxnd10DDb znEYZFj7LqD7p6)Nf#n-kmed0Xk2XyKhpQJJjhh`R&-f&v9gx>gBjA@VDB^M80w$j;GBx3rF#QJQ8!=m~4`oXK3j80&;nToVQ*(H9 zWZcAmC{y}2@b4-%`C~MPDZkF{kQlF-s$$a01Z!107UvkxXG#l{>E!(E&SCH)u$7<1 zKi;!KdK&y5ElH*y@4^!G)A~A5Dx~1}be&NuA6g;(0t`Q1nw%k=J_$q7Us)N}8w`K8 zLi#-z{!B2$F$>$ZX&`OZ3xf+2D5in*yiPQEdLrW^ojF%373xqh_uVoK`#mD1(1obzKrkJ(ZzFW;_FQ%uY^>9iA(^Tnjlmsd*H z$#kEKyKMdfXS(mc1lOgw>~lJF9)@oqgneHsP6H74>zU@nj_koPzFBTOS5I+DxqN7C z%<<6U^Gb2tMW~y$3mEf5=yxcwDrq8`CVJdnt<4Gb&?e^o1lrZhBx}?)zODdnl`uPp zlP_on8%vR!ur;_=Ba2Jf#H1!01s>stLyC^YV=6ZHHph`KgVsWXn&P3L-`}B#)vs7L z0R8MK`l>_h1!~8(ZtaOQ%_-BtlT12|dxW|@(1FGDn93i(UJGpQWzu^@LYE(NieW9K zk&|Fc204wLrmhV%H2+R1Hll_mk`vIfW)zZbhHh(os&$5rv0OgaMJK!*W8P-in4>c% zZ3yaW{@4~?j;>9{7TO6OY3vW)diGg&W3bjeeR0|^3S#r4~ zO&nJ?g^<^7G$Zd5XDDG-9|IO{4sHfX(h|hU zZq|gH-{NVUy|ggy!A-Z;s)|;T&%&{F|LitPiFEicmr@m154DI62j0__`d|6}Ya%W$)WW_hU48^t|8fn>pS$uLa41b z8QcNXSerRZE%3#|2J-+M2*m>hv?V`ACXe5iEGy(Mu2B)ySpFMFwnvgyG5Pa);EQ_T zYkJ^OJ@9=!@T4C2nI1UE12FN6Jm6&V5gtfq@|7})a4`7>9sthA^}wfjpoGcy@W5&& z-^T-KOny+ud4vaCO#UtpfX@$jKxXo@df-=j-~~N!L>BcE(ynxpe4yXJ10-J$d|D6O zqX+Ke0Z4mL4?Lm=zN-hGbZT{<$^Xe=--f=wHA1f#p|^PG_b|paF4Ey+;CmAf{SC5l z8xK+H-A3p>BlJ}R?@=T4xRLrJJp}jWHH+7?_apoPT$blVbc$Krv%`dniVj&kW0Lvm z&;MdQ)%u`!R#8RWtb@qo*UjY_|D{&WI~>_rwAf0%mj~c84`=~V=Cmg2I$YP|qB6&t zU94*xj*4@uR`4AQ$+EjY>EaNEg!EL#nELOV$l&=`$enHum+VtSm=l~ zpa9b%$-VCec@D^UnI9C;WNQ&Ry+>8~Der?`EIYS1XPm4kLkQ>I?Cy@31)oU;Iy7Z@FQ|Rd^Jg>B!3xuZ_m4NGir_Wb!sT z6=Z69hDjerbbDt2(F?}Lne<5>C0D;-3=7{rjcCX}h-fTwK9lZ2G!Sa9sZ~a&m5T^E zvL`Y+HxW^HVHdN4{eaCsiQ{oi(uMue5RxCis{#h zY0q&r9i4nPnmz`m{oEQ+vc^jk?dwN|qtj6)y@6=^wqTe%agL8Fc41CpFF)j2gE8q2 zCz_z{vq3X5aUt)>Y0Z?(u%|8YzVn2)?-&-1jOeX9+QZLdB%zIG>730I*|zJVPI$|{ z`85e0K3ekKky+a96vi7+n0Q69xk1fy7P@>1hoN91#y34R8^vZW0SmIz?sG^VrNdHV zRtBqiGMWaCo1AjOj82bW%WY^DO?7Y@jUv7EoZAsLd)X=dyKXbiNZ4z3 zdZurT2ssrKW;+(6%@4YypXeI(97m&`;qj^D>b&ieeyyv+xmeUOs5EtqczmWd|EpVi zS=R;UWn(6P+i@&3-ZLD-%fWT49C1r;>uMMbgeo&pfvcOuPPrL7YJZBIuiS|{gShiu zMld_=-%_L(9GbUkm_owX3~n^B-TC@d>00L|G(~upp>YuiydARaxfE&-p(~i1z;a*8 z#86E9vduqAm7a68p|uZri3_a-Ud_M31tCI?4O{nsisizEPo)mwC@hw}-8qDvQuNC( z^Gf8K?@E*2azU{H!ID@Uhb6ab;hkxMgW4E zOYz*Qimx;MI>-A*e1qD4=J^S0?%vsB4JJmsBh!;J==q|e4Yuy>66t!Y$@45p4|4tS zb>hd~7EMlg6HN;9^12znx8S0;sO$G!eRyLN-a>_EjM~NJo;h+8$<{HwpwOB>mA<0LV>%!?1) z>jsz{!wUJ!IF@dL4u23Eh`o5T6vJYqWV?qy2dH(s@ZE%E1$>?WJ;nxOee3VNL}!8- zdLJURLY|bUpHZ>>XF8@d)(Zsu*@6a{lAhKf2{arD zG|vbOAE#;91e#}cNCFK<0?p3^#-N~S1I>TxkOUfz1ezBm>T)qa?dMda+)E~ilhw`F zcXlFMz`oW&eW^9~*Xal0c*9{w9H8$^A!l zNCJ(X`;QBZu&`JYGXDu3l0d_eke^Qp46DU%HbI=sVzDncwBZ&O#$rDW7erq3f8yX) zaS0TV`b$U1*G_N1!*;bmPf%>DM%ztp*g%Ruw+w=&5HCSE=CWKMeMf zWSZv_lXS+3W-)2O^p6%w+{B1C1rl4b$cxDmb;hE;yuwieKB_Z40cy6e@1N_%n~qnL zCUX{AJ3=;1LJrklH)%QFL7j60Rs2KAQj;>a5rglMcuHTl=4Gwmdo)?klMNUY4~<4%XM2w1cQ+lxLlHJ@LLSc{*pVw^~{& z!QC#72_)QL=iv2)16aPK*NG1%O|`KHkB@LHZ=m1TkC|j&c$@z$&Ve@uHzrBc7mtd*ZLVX)KSl?`+ z4V@LjY?MFT??00>rvkiXne^n`<2Zo-Z5DbmJsjRrgw!+LzAQ#^83|k<AGg;!E zq^ZmDHL1b*UQX*H3xv1v=||3%26A6WOp50jPX~s7XHaPq##r_z3_#7%-zQB?#x{-` zobTtfp)TsBLW4eR5U29O>$|ue$f3Wu97eo=sbow79P382McIF>3X8DPM zh!vGs-`d}glM#3pY0&db($pkuer6!Tqwsbm924yC)0nd^hsRap){d$^xAeYy!X>YF+2VBJ++0@H{@hcxnY_1eyFu0Jd!HQkZ=oZLm zPm0l@VcbR-unFOX#W7X<=7bA|D!1#Z5RT>w2A&qzaX-x!0wUK-$1;@!yMGlrha$7V z==gMWe0D!Sa|Aos@mPUlCP~6MPJ(R9@?=Sp=(JeQ(myqf^TPxEXX-Kx0F%C9a5jKC z7FZfE90?^5JH}&i%uEQA{>|WqWu$mt#BPgF($D}h>6-$TvTHzf$u=O)loF^uyfh)2 zh#UuI(sxYGnvJb|H4vS7%Z+0(oQ`Gzp+nHP?T^hyCi^3?$gGYAchEsNgWM20h=u>t zQ3EM5D*!l^+z@C-fjAxIM*;=2PM8bnKT|uQ4R@z#@tio5U3<`sqy2kvuuDHx9MNWW zVnhe`de({*?xLrZD(2WNc$+xhPm|!`(SQZ7gX8_eNh?UzP*!X`_3zkWV{!~GbWC|22HCYI69;NO8t4~Ue9o!T zwgEdUvq6hj$3ppQJilA6iq-5u&cp(t9T0L*N42+~}kD{(nD5 zjr9iV$YkAev(vWaA;~7Rkq7Da)c=lWil$~Ke71Vs`yI|oJSfCUn)4&0b>e{t77jT} zot1-TOp+^omYAdRY)cG>OIl)#g>H5@D|WH$FS3dYL;?%)c~ol9`59$TNb}_nXFCPMK}mWZ46k;+Glr{DE5oK#DaDjpZ-V9jLiRu9u5$p9GC}#PeUE;x5IV-1I)c!$#M;*()A8AhcNrS*g1mAba z)t5{1^NAGoEE_w|s;`#hYu$#7AV`*o#3A3|P7u<-vh!q+IOKmeNPI-n04TP5{UDK~ zk!5!gi7daUCBD~Gx`|~+h|($FkU}b?Ae%v!eI>!%Y?jLp^0rGD=93QTTMp;CucX$L z^SM}-{T?UmQBIR3I5-Q7`<)hpaB|v(!0+`%dS*F2xa6pwa@^;MV6H)B6jh=8nN(6q zV&!PVk#7hpMbMD68qW;rLEmh4s}oN{#W0Fx-zQ6pD7$OYz#jKnf zf~nu|`}nN( zKzzu;&4jYku3v?dpYyrW9TB_Ix^7}fZm4P*q2myOMJ%0@!~Cu-(Z>L-dKVk zh*1{19lxK(^%-1$gNvR`mtcZ1?5CBWJ^b;sg4J1<^E5iy>I99=I`}D`#@mp4>MToe zW855?d@%&0@zf8w4*2?$*8nUpG+yKhA6xB13E}>R790B}rbqOpGq5JB!iB9)`1}~x zL%8B`DUDm6-HG43aD5gRFDtWo^*sT;lrPB?Nimk zFg7_`VR#W2ugO@tgL8&yCooN|;Vo!`xSO1gs!)jL`Gj|IE_33EzLm-O0@M-Y2p8ZX zyU*+E!c3h-_&gRPCPMeqx<|}=S`aVl3~urA^J-{s^u_)TGjfSI$6IY^>Y=nt(Pz^h zeihRc9B{dWS5b+hZu-N>GxifnSXObBgmo3yN;`1+qEgdL_Ms2Iqx!g{xxBBt&$msf z(O=y|i!%Q~qQeHa_x0mMQCe_H?}NwWDb^6^(YUq9xTDk7pVIrZXeI6g26DT93zoYx z>Dz#4i;DFCUjoSsS!S<^(zdVDNxu6R6^GW{oR|fRegHQZ(G`uKkmkL53aw( zMSVgBe+>k+f&3hA?IjR$juYp3yPQ%5rQirKrHc0WPfYKwVv<5I@l*h(+70@imEAq>r>sAL;weZAob;N1t@r1LMZc1OnM*MDr;f9XE>ZL8 ziD>av{iXOHd_s?wwnnV1IbADp+~I$pmFh4GWI)yFT8X13T`O@G5~fSvwH(E?9Gy`0 zibo!(ZA0}*E$?J+|Dn4wweJM#YH~ewK>ncwCvBnKX zxwppr(EsO3-Y=Isk@7F#cNczl$ANSZql>4vqhK>|8VfI~QeR=b{x=oh>~F zyZb8JV|aa!A+6ebI@E(BaM$8($qsemePp1d7z6CygeUgsi42tU#yWlCxl<%7d550< zgr|~RT@k^sc7nPeN8)day1-k+P@-K3c8oFnq$J7k3dG>x?P=_dWm=F4Nw&a&6-mWa zb0VA}ca=bkBO+LH5X0^+Nmk86Ceh5`u3@0-o@$svq30l@oK{_hW`9%fr1rJ^-)pjl zWoAVAZj8qU)KQC3eSViW+KMy)s?>ylllsH$nmpp&N2W)2XCvlFV z{c2|%wG7SQ-v)b3d_;Dg2+{sty%`SxA(w50IoAxI@CkNeqm7$~`}qam&x$id8Fz~ldLI_& z*Wvy3;S&Z>e=&*e?^!b+Su%g(x4rojczJ`mR^l&2a6J#wk64Vn{|KO)*-ygH$VUzd zANms0d9-vq)Xjq%Gv}cxHB-^V=U}Ve_l(KFJGSB3p^VH0nUjXk%FGT;3{AjMFC%O( zqLB#?=0i{iAsUqcl?do-7;SoTkTKdrOJtcIL}N8%;c*%ejn~eE?gKh5RU~IP2L*#3J zqJl{wwy$s!u^dqmJBW(&5OUf0bH|sD&&WJ4t7fX7Hzl^W?^&AgTq|;A2`@i*7_pYy zp6sw9Tf&B}DRngn3O))^2{ ztoI>NEjuzYmuD5BaLz-C)g?R_ZkPf-SEY^Y!26D=s)qVSO0?OBT+~~pDNS52>eoirHwoONE+CE*?^&Le@lQ(J!1b1pcbiO!Y^aZ|?1sZ)P(S=%)xHB}a&xg!OT~S_Mn7>5*DJdx`0K28Te+8!H`(gvRbrIk;;QFq%zHMtZ0d@8Fb@%tJ$ZPCs z-h($ny^TqSW?hgx&=%tjh*zi$Ek;vKC&Go1C)l^PuXh>pzp$ksl3R#75d)sCPWUbh zWA>g!)Jn*3abBb(+~18Y>|)`P@FE`Dw1!KIak5$ij^JDtMz&xZ4#}n#l}(J1z!;9= zV>(1a^GhNHOY$S7g^)>|+NSQ7-W5yLisy^FdiEw<2#FGC?KsfU8Vl{&h3b*Ml5H(7$6wy)2c)+<-hu5BQ3lv!Llvu^>K5?)Y*1$7tF{9%cwuXt zaBf!`#fGrFzbs0)77?N5^fpSQNxWNQ-I!ked$ob9q?^wwXM>Cl=WgV}7+hfC+?wDa z$aFV0cVXJs@@Y{sE|!-uM{fC}&Z_4M%hM2UoJ;0O|z+qJJP+T7E1ac}JJ)uEQ2ws24rxIj`q80scC zpx-z%aKaHH8+#7UpvNH}4uWJj{9%e8_a9gxHO%1;SNt_W_~8zJgyNqJ!jGVbEc-?} zIMczS96Z{=V;r32;IR%K=iu=Up5WkY2TyeHBnMA+@DvA6b?`I?Pj~PP2hViyECF`Ged<;;*&vf{i4u6!xALZ~zJN(fOe~iN)+r`q{BaI{T)bodhkeum;t za`=-R{$z(gIpF*Hr#Sp64u7h{pGv=#^3PJ~o96JR(GS7r=?~T)qG|MPU_99b_+NoB zdlKL;0*^EBXMpkW6Y#GG=DHM8ziIRVU>pY-;Df*u4ZIha=P$H;6EHu4BD>)Sdx2*f zxEgr2fy;sM5pN)$3mgXK_JYIf^m7_BpxM5^rU!gHaDzX?;m-*8A;q8R@Mk*wSq^`e z!=LT&X9s*vZwAeA_;VcoT!%l`;h*8~&j|Rw{b7e64)}ikoagZ81$;cW!oK+qe}2IC z?LX7upXu;(9Da_&U*PZ;IQ+95{#g!xp~GM3@E1A!MGpULhktg!_w#SD!(Z(1&vE$Y zIQ%6Je@VcPsQk@!__+aprQ+u~{Jengm)}x{zck?cu8^a*V9%D*U~Zz*U=mc zZ@{FpwubX>BmJBkKe=#v3q5Y(&2*cEx6ri)&ZY)x1m?2i_HrV|FN-Yf(M*wNnQU() zjTX#pe72WKf0+XZE+3Dgmn=M*erVw_^i2!ndBehE>2?c`qniYWVL-MwfsP91{y5vq zrUAj+zh`^nsY9@D??h@4%=bsOH;K-(@MJp6lAnT;6gf41o@9Gd=`D0NtV^f=x4?Wa zY5Zeg)~)fkf&IRR;~Pnj0CU@^`F8?iPBFkA10HGMYk)B~uXJ+w%Ygm9%h$IbnEPLj zgZVAM+@ET^6&SOj0bUEt{io)a19K5-d=Bt@V78I<%>rHsH`~Z~3~;W2|2hkA5Dfeq zU>+rF`5ytFXW(xER{{I=1Ni~G6`0e+`tJnZ1vjEm_!Gc~;O73A`PTryAMPh$FyqUB zH^5kpJAtP{SmTR;e}WA1>&Hl{173##$aSi|jHKnv$ABY@0%3hifd4i*AwL^<4^~U* z@L9nBF(ZNhip*REV|DnKfSXZgwERzjxsA~2{T}d74Ez;fzWn;Igzgi}bt>DNOSfBi z4&7woGw2E{{A`L_couE7@Jw23;b~N0;e0wna9G7(Kv@>Qkp7Ic^X1zYp`Qu%@292o zj9|aKX3)0;`{g^G?icK*H%y-v?CU$5K4kG1(}0D~p;p0ueDi3NV86c3r{#iueP_}l z3+K>e3opRSJ~KUM(aSv8#N~%yNY7e$5j`q60-09Gc?-5 zJLn`wCRet17ag$hrF5o+FQ@O~1(v?Dz4y~q7Vf7S3xAk~Tlfb0DkoO1Z0~A1V&R)< zjfD?VmWA8tDSj9U!e2$#S-6#USa=srvGB*~``j1@;rG!E7QTb(EWDp4SorhwEq+)E z!Z*@!3x9^<7T!TiEqoXKfeS7Oe<_`?@Z}V<@cSv(!u|9HKg@C|g#!dKG; z7QUGlTlgTo#hq24ubsYQ;j8Eq7H*|(3-6+37XCPmwD3OqK0llW`tP8dEWDpOEc|)O zw{Ro%r|Es|4(#}g|DY> z3x9|TEPNBa#y5Kqet;gb@NRmqh5wOOS-6EpSU5^w>IgDczX<*z7$ zE8Dx4p6A9^u59l*y4k|VXs3m5r0EvEn0~~KcM!gfj$8OBU1;HEnrq>Uh|gluSGISY zuD9@Bs<-fMG}6LdgwKY8E8F`lU1s6)Dc{0()6WBGZm-{~zH!%H*ga1j^e;@W57B=JeU|M6epP5E^s(Ld3FUla`}y*whEzZ6 z%?weP@hk*lioK7yS@!0L|6Jb=?~IV@`#pU8!_AO~k5ACOlQ%x(&xsX;)Y!rMF2)>C z6%JU116AQb%Q)Ohe7eIFdK9h@ z3_jgO{l|c&s3%_;fpQ7`AmO5GJTn-N$_r_zs0kU;LDl5LiAC=A7lDEeAg%V z0j94KeOK`Jnf{*WWx;=7`Ui{+xxT@k@l5}S&&>ocVfq@rJP=&N^iM>)1h+B$FP!-* z_vnCXNg`D{1>J_K%0yT&+$!T`W!y=6I{S_T!<=|t_smwra2*sF+DFtdzmf> z(R+n|gy~r!x>@iinJx^`LxN8-T@<2c1pk=n*&+I!;6E|N%`_JMH^(=L={X@5nuO!Go?oGJ4A(@d9!=pLrf{~*(YMBfnnU8a{1y&(7{ zrvE_nw&3BJz=!ZHCsTx5=HrlUgiGr=!1%|xSv@geg^FdZGDc}x-iLZ(wg zv`TO_Q}i<}f;*U^zd0iKDyHanJ}dYRrs#hj7yKks^h3WA{9C5nA7OmU@r`2|#{DCB zDbsl&S}%Ar(`g~vC%BjC^blPm_L9>d(2@GAwc7rasMMS@3gf2ZSFC-H!) zc)p77dPT07Dg03d6o7x8QwDVZ{5HLhdT@SN$Kb>i_m9`dQWg z)`}gV%8svLd?(>yDtYiP6?!hyuM<@W|3apSze)U+9f<$1@UIqngHUb9=LFx*6#5<% z{D|Oh3w~DUbK?IS!LJK_Q~YtvJ#l)c3!Nu)vCu-HtA$oGMZ8vdR7*a9s(g4<$`=?- z3VEPNDtS*}?vp71FK=M1@&V~q`2gH4{666y6?{zaCz-;+82VkGzXPz3RW2tx|;ka(S+7;=#J!4P5S06P=@movT+^^<9r<9|f_I}`qg zS?+SQXH4VbzcRtc(1*Map#NvOKjDud2zmdAOjG$7qC6PJ`K|545C;8Bh%gi(uPx!P z((%3!DgNGszq(HjVyy@3YeE0a6y*&SisDg#SpPSL{#^WvCI2@th5W|_-!F6wkDuT_ zU+4;^+D_bb+FtGwyi4$Wz_c|)XyTOIAA~CXIvmOcT?+bD^z%$%>?D!X`Yz{mUm^L8 zMnn65f&DKFsdXk^N5cOE`(GMT>*ze(+x&r`76KB2urFBN*NP&E#QoGz!k zIKPpJ_b_cw_}|7DjqjaI_k`%HOcCxWp%~gI{IXD0&%xLAqe${u_g|=LN*=eYqQ`}* zb{pZoBKW&Pe=JnD({BjoIRmz1nNand1l%H6Js$zzEBKc}XGnh53hfYjlh9{{j+1;U z7kWQaB<3fAUl9Dd;F&xw2Y(e)#9J-6QSkc&pAh=*LVqIsOcVr%8^;uS<_oS8x?X5h zXur^Fh2ARkt3sa@`d6W&Wjwr9XqV6{g&q@n7gNOlkYF{whFz}+eogq9nZCVxT)jzf zROqEbd7hBdb)!(2qsA-$%oKx)2brRC!&C&ZoZ_!e)IZe@9|#d13CY`)@W&%9c~@ba z$FwiuulkRp(tq?M{8f89Ank2)h<0#2sz7~_`h+fmIR49ps(uyt4#AHJ)$Pa61*?7( za=Km)lX^B@=uDvtghqs(D^xw_Bm8E;jY8FPKKy$GU&<8i_ferA5r5tO-zHes_md*` z4e@`5DH>0ezdY#3!`IV!!J&@5l!x{IeND}v?b?O4AbD!(L$tfUxwC0s3{nZdwjTJH z9#~^y;f~I>F5%;_Smo--!-v+qj#$?AHgz_|5At!a_;5e90FKMUal{;bpu=B69H_vu z4jqZP_PS~SNjkVsC5^x6$FdO0!%B}RmXk!=V@<7Ci0U8Ay1S=4Ptx1ei~|)9hI1gh*s?5os6RK=I-|OHGO+yIR#Pnh(wH#k}!M8MhgO0wG=@z+Fuyk7AflJ+Zb<- zZoy7UR$yZRGeT_bXLfXdZ|Clo?SHDvY+f>2`N^MX;)iS!uMXthT*nptPcTAc=L>31$dW zm#=KYhL2sVTh>&>cb7-EuolZU``BTG+I)~jqLGRnYu0b-@7#BOaguzHjWAfeQi-o` zEpChV6<)Hls(i4xUAqUbTxVN%b0$Q~2FkWn)NRebWKUVNlogw{ikhL;$g`GCrKNXY z@xDuni)#zITBGGdXt8S~SAe=6u1?YZ=GAqZ3fg;Xd&{HMZs7K&cyxDnN0+KGd;Qpo zyJN8(8xHPR*U~m*(si0uxQj1gwb6}hYd5#-D6A=2RWLZ5U-b`kv|#BA?%+P`TC2j= zRH_uVMDv?>_vLiNx0VmiCl2ec(osRm3RRHRg@voj_ik_BT3tFgI_#{|u7vkgs7z?C zY-!%q8>u_c&@x!RJ~a<{R<>5@-dT3=l9KrT9i81tlA?D|VR63}w{{=c*BPzfyS}+( zuqk~wC^y>DwmZ5z-qqX`S5_7Im8`jH{pJG)H^wgRE*u=Lsaq`)Qu2{iDu>JRcWkWQ z8ri&gV~}L4C6jgvOR+5PynGV8uc^gvuKo5NYXB)vHMzP~JRu?vX`OPA;psF_t{T5CaOiX@gBv<&gWt~D(z(CV($>P-(&;}$o0MYC zpqj;c(y3am9)JI;Je8_+dYL5QTh%_4#=Xt9q;qp8)ur~AVGZf@kx4Y@)`C@}(_Ao%GRp*{^pe||QXRp(4_I)L%*yaa;Pq)E06rD{ML(TB|!rI}4< zG-wv29(QsjNN3>bgguq!UD@uxLu-1ct+!~B=c;$ubgRJcwA~&wM8~b3&ItXT&ikD1(7n_Cn#|u(iq|X4^G7mYUp5MIwMvIH)PueHUCRy*CZu&^Ox>qaWKS0dea$U z>ZXas(;rdtbkJ#!D19ZTIHC*!pYDj#P;@FI${_eDjwn@lrdepfA(WaiBXjfa?V82fC!}7ZUyq+-8 zs(e}#$8LblacGNo>~8PF-q)nIFT?2X4_c)QWnj{{&; zK)fkdUM=yxBF!(4eJ>R_fE}H*JL=md?;J2miZftZiMOqWO(f$6PH}G^_C54pN*KNz zK)vq}Kb5|Vaq4X>TCPJIeq~AgN|X4NB=IXw;#ZW!uP}*UK@z|Gq@MZ7BqPZ@skbcJ z-i7y3D5b#Nfn|2>*hmqZLLzIsg6wfURn19wvRrS+B{3s#lAwO2Q`zkYRXJN#gi@63 z@8As{qdhQ+OVROWjlQ=Z+7@n$b2a8-M%lH+ccTuo9#!ka-HUw&t*Y(U5vgr_=6YAB z)JHfB6HAMu`T34Vq|EUsb#RG;3mv>>jpKp$!A_hOE{NvaDhi^-j)284x73vtM+;2p z0!y|e61CE|rUaX@8pZ%y^1zlhU@Lrifz209yqCY*_$oWqv_EzvaaypwVbS zK{VNuPqZZ(i8U4Gx0K=Zy(kWi-d11z&coo;X@6Ed$y@GVx;-kRklFVLA`SkChKG^*Wf{q1a% z@21^CIjvCC6j#}u(@HsgRDs1Eq&~)>&|El&SL!XhX++kjPJqU5>5X26LimT-tPR)UAT(LQS&K2c5gD#u5yEY9Dy@>PT% zKFba+?ap=N%7&1`az0Dna^RdmTSE6kj@&NbPvZM=ed%~V3J=phHtx6<0@ZR@Zez(E z2ZPti>PyS2;|a<@WG-+LUdcDwQ3o~GQ1H08dKrhRuoPM1xpeEAaOu>2&rhRVPD9s7oodoWG8 zFQ+N@NSbp0nx@=W(vEz2w$c59eZ`Tm|8WGlvrwMYK3=i$Bb>zOd6#G*c@oG6&Ukx%j z9ep?DC)anb6E7y|)E;R%Y8|gD*Po``gK5gWm8Kk~RIt-$;u^}n>xYnY^Y7P?Gy4Ut z&z1WV25hfo4UX59`*j8SRjmZ#+Ud$|t;CtCnwdf_ROPQ{)-mfKuD;D{iFO$kU&{@u zS2fV5l^OB6av`jfK9Yvqm5{qN4Y}O)q}GpW(V^@MZNxfq-8mcf@g5>N4C~lmkNtbJ zvJ`R;Lhfi9auujlygpN3IxaWf4{aklrkN1dPF@?S-K=BA4wQ${acSN{BMi$Oyb$3s z+2vnD$ziHG>G;pp_X)_MN(a|a`o0G_Gzq~qlw3wza=G6jZP`I+JkLOmlfi2yd7UH| zA^&~~Ii*|jb~)t2@Yk1)_lu6cM#xQo5bNW0xmsV4&!R65xn%cmP@hF^V0ZF%Ex3G(Y9_S!CoJ7vGuWXNDl;K?G*jKhUVc*Ua z_EkgfXp(qc`<{YavUbcunGKg@AJcu+Xa7pX??DJ&qMB*76R3BZa&BV3H!T^NC;}VwT^wa zU}8k)ACI$!vhQBVwI&Hp)oHRL8!jZ%Wv=HHCdIKrWml zUe~^1H>X#=MJM;lnf0#^n=|P9s4j(lM{|)BLrK!%+V?Q))0t+ZcaCG>M3qYZC`x~`;I^kRV%oLvM+*7BMt{riTdp3 z-`$Xd%HY!a?s4pE$3(8SZ*vO!1|WAM7rtCtpPPRZu%A&n<$DZrCz9yny-UpeD|<9y zAMbm^LHOskz3~c$Q?-{=h_$fMe_T@ zZ6`B-iTyT{==&vXHS0kHayp;arAWt0$UUty7kahRO~>RHllOyeI;Q^``%5Ni@9%T$ zTm5pvzKc@W*8sT&l##xMvhUVcNbL{h%DMLK_#F-v)=D6(ok!p>^Y7kQ6ZWzEFv#-H zy^kJ+TsrmOImq>CBaovwXv z{?R{0-j#Ff>2ui3Y_%2w)%tjkE;FCQe@;BF7J{eq*?nGJ1i4#=ClqRZZyCCo`{bLx z4lT+0_<9XL9ft8!kUNw_AF7)*Z&~Yw=#w*uP%OdoG~ZXx;5Q0CeZ7o*FS&W)=M=8~ zs;+>d8@1$KgIqWKSWc&v!+pe&Yn>gUF#K4K&D8pO;5Oqu0=bp&W4RIdX}NZ|O}R%Q z$MuxuFx5Mx+;c{}m?9lg?oC6kz>wPkw;Av3IsQJ=9B+{!SMA8vLQdyju_5Q`YcTYc z7;>(@BZj_GLyq01ea9fj<;nJyrI0&r$d#v%J7LHzOCk5LA;)vNy4+m*o;2i^r;vNj zkXvEMx%u}p3vTMxnXldG=K`la_6OxJA{Wzu4^o}GKJg=kUJ`J6)EK63s4Vm zqq4qLDdhUj!hYzYuhNin>p|ot1%_-z=G32%wa&Emk0Xbc-n5Wb0$~|hxao;kO+;fK9 zt`u^w8FH;D$gWLf49Pg!uoSWXPvlHokuOa8AcQWK6qVMt)a;qU17PkX7;e@B>vZ~rOp^(pQ5b&lxCN&Q zVE$~9a{X`r<4yMK0gfV6Wr-uW{Ifq$@s=QQ9@1ULbf%oSG0X4Uz1jYl-kamU^TW|{ z#Lp4l8UCEQ7xw3Zym>@iuf6$r)?$kC-NiJ=pPTg-kQy_1XW<l%7BQGkX4QT!>mdGkR0-4F?_qa6jN07D{{p+T7LD)7q$3 zDD`)1%3q=L{*ApuM~B6cjerSJXu}boIpwBGC;E zg{7sD{OFqchWu3(#pOFIqLuX<8%pv@N~7EI^UvQLZZsStom)0fjoPlu9CM23w`Rh1^(=ZIt$^0y$!s~N5{&ZsJ!HDt65zct=Y1< zGhned>M?n>l`f0DQKiYNtJzc&-Lk_D$Q)E~;Wjv2=J4~FS65Z%#K_*L`7j3G3EMi^ z8#e)YYijE&8@ANiT;|}GAa8YDh0S4Ke!B7+YU--CL~JHARP&&i`8Jao{M_S*#O`fo z-Y{c%z$~|HG^d`NCu&)(~pRpAya`_?jN)AqX6RgQ_w*ucz<4V!F*?7N9M_1kOQl4JiZ%-ghW zwH=Cm8<aE$iorC#Gs&XwX@L z&k(B4SAf6T#~hUBMOmK5sZ2YCs(qk=KPdPbp|=V>A@nh!YTswb|4gvj{~Y*D!QAn% z{%JyI2`vy>BD7BEW})pu<3g_x`T?P8Uwi2Nl;DSi{)pJF!il6aPjup_9H_D=3MjiW6q<=^Hvi$jUhN2ItpkhgV96}} zumB??b3x{;%r0SmyA| z5t$=1Gc!kJj?Nr2GAk4J5bM>~Y&bM#H`}K1TnC38Jm0}N4nE7liyW-_Px$HhmN@)8 z2Xk6Y`&4gegjfBafmN?(VAatXSoLiNUJkdZpZh8kuXOM#2d{Q8_djO%Y6q(h2!1;K zwGN;A6f?Z)UkrKGrx;lEBnDPJhk;d3VPMrW7?@joGd|Vw8~j}kzuCcjk8pUE&$w?? zexfd`bOWpO0V_LzReZqh91b|n6nH@JA;Cul9}|3|;NyaC6?{VQ1A-qG{Dj~q1wSkJ zIl(Uqep&GAg5MOJ$!$99<8R{FKK@pMvF>XyJ)`gv;g<w@1Dtj-AH^rLW9 z`k8Y21uqi3L~xnl<$|jP^S7WJUiERDe!=a+j|(0Ud`R$7!N&xnSgecBPSMveoC*4j zfzjNmZ)E*Z1WO@exx%0s!QJPd0iQu*HJgecnxRhD_PyGb{3!a4=pRscIDJFMm&NiP zeNFI5#m}HeG=Bo~L$pz2@bNb4?UleMl^gFVz2CpR(BNmoKJKISmF;;njxplmi}5hw z4^udU{tNkZl9{-&ac1j_!1~I@JFp)yhAn(Ce%j#k`IL|2hoVm?j9q?*zs)L4f&eEld*xcquTZ2?9I^7}Ep+ z9s`VNf&l*)jK?%VfPVpuX@UU%8!*3{K`@*tJDeT?#xy~Id926paWwyW;1veu_si!Q z7{`rJg@JbgR~neVZK^Wxa^STFUJP7g;2FT{4a{R)H7X&unqHIT|K?gD(pZLjS7Mbr_po=LJBlD^~S*9Ehv)iYN0jN^L9J`vrE?N8!9T- zlbWlb>Z*!Ol&6k_@E4Q+kI!aev#bitZsz8y^D96HdSY!1JFpp5Z+~}pPpr3hMR|E) zK0I5x`&R_3+ku<9TY6Vu(}Gyf#h4N0P_b@I8m`D|>}uvY%idrXmLIP6Me4SU42b`V{u+_UcR_tYOJxQvnAf&8cVGT-OnPluYYe9|BTSwVcC#FbQBr|$2dGw zng>6DVI2*{8y~83lk~|@`aq>Yr$PD0hxmJt4P9}KQ>1wFTsb5v*4)1vw~anDN}o0o zH|m&Q>0ohM*JmMxVJ5~}{>9IQdc4C<=JEAO{07O%xQh8&?q;~T599uiFV=UG9dhxw zi?18-<80Lz_tRwvI3AR3VL8@$Eq<(T1b%$+xS7Y2`qKK2!Nb&d3*l==r)^`|g z)~Bx%kmIqdzBKO;JWPGhW8UmAWLY1afxd3Ibr?8l*J%G4joo}{UL0;y-xHA2_OZXV zkH;ch@AUPQA&2P*CC9Q=_$l46iLYlN7gjF+kB+wtP`jD)I^?dCFpM>i%gMCw7>4${ zB)vS!*Y+)e+XzlCBSTK2z<7wP<=CBrpRQAI(uqmHtVAvyFJ7?)HZbchyp!W~4*Js0 hG4Oys&Te(Rje!%-N$5+= 6010050) +#pragma clang diagnostic push +#pragma clang diagnostic ignored "-Wc11-extensions" +#pragma clang diagnostic ignored "-Wreserved-id-macro" +#elif defined (__GNUC__) +/* anonymous unions are enabled by default */ +#elif defined (__TMS470__) +/* anonymous unions are enabled by default */ +#elif defined (__TASKING__) +#pragma warning 586 +#elif defined (__CSMC__) +/* anonymous unions are enabled by default */ +#else +#warning Not supported compiler type +#endif + +/* -------- Configuration of Core Peripherals ----------------------------------- */ +#define __CM0_REV 0x0000U /* Core revision r0p0 */ +#define __MPU_PRESENT 0U /* no MPU present */ +#define __VTOR_PRESENT 0U /* no VTOR present */ +#define __NVIC_PRIO_BITS 2U /* Number of Bits used for Priority Levels */ //20220228 +#define __Vendor_SysTickConfig 0U /* Set to 1 if different SysTick Config is used */ + +#define __FPU_PRESENT 0U /* Set to 1 if FPU is present */ +#define __FPU_DP 0U /* single precision FPU */ +#define __ICACHE_PRESENT 0U /* Set to 1 if I-CACHE is present */ +#define __DCACHE_PRESENT 0U /* Set to 1 if D-CACHE is present */ +#define __DSP_PRESENT 0U /* no DSP extension present */ + +#define FPGA_MODE 0 +#define EDA_MODE 0 +#define EXTERN_24M 0 +#define CPU_CLK_100M 0 + +#define LOG_MODE_RTT 0 /* 0:UART MODE 1: rtt MODE */ + +#include "core_cm0.h" /* Processor and core peripherals */ +#include "system_ARMCM0.h" /* System Header */ + +/*---------------------------------------------------------------------------- + Define clocks + *----------------------------------------------------------------------------*/ +#define XTAL (500000000UL) /* Oscillator frequency */ + +#if FPGA_MODE +#define SYSTEM_CLOCK (33300000U) +#else +/* ʹⲿʱ,ϵͳʱֻ100M,ʹⲿʱ,ϵͳʱӿ100M/80M*/ +#if EXTERN_24M +#define SYSTEM_CLOCK (100000000U) +#else +#if CPU_CLK_100M +#define SYSTEM_CLOCK (100000000U) +#else +#define SYSTEM_CLOCK (80000000U) +#endif +#endif +#endif + +/* -------- End of section using anonymous unions and disabling warnings -------- */ +#if defined (__CC_ARM) +#pragma pop +#elif defined (__ICCARM__) +/* leave anonymous unions enabled */ +#elif (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) +#pragma clang diagnostic pop +#elif defined (__GNUC__) +/* anonymous unions are enabled by default */ +#elif defined (__TMS470__) +/* anonymous unions are enabled by default */ +#elif defined (__TASKING__) +#pragma warning restore +#elif defined (__CSMC__) +/* anonymous unions are enabled by default */ +#else +#warning Not supported compiler type +#endif + +/* In HS mode and when the DMA is used, all variables and data structures dealing + with the DMA during the transaction process should be 4-bytes aligned */ +#define DMA_WORD_ALIGN_EN +#ifdef DMA_WORD_ALIGN_EN +#if defined (__GNUC__) /* GNU Compiler */ +#define __ALIGN_END __attribute__ ((aligned (4))) +#define __ALIGN_BEGIN +#else +#define __ALIGN_END +#if defined (__CC_ARM) /* ARM Compiler */ +#define __ALIGN_BEGIN __align(4) +#elif defined (__ICCARM__) /* IAR Compiler */ +#define __ALIGN_BEGIN +#elif defined (__TASKING__) /* TASKING Compiler */ +#define __ALIGN_BEGIN __align(4) +#endif /* __CC_ARM */ +#endif /* __GNUC__ */ +#else + +#define __ALIGN_BEGIN +#define __ALIGN_END + +#define __ALIGN_END_1 __attribute__ ((aligned (1))) +#endif /* DMA_WORD_ALIGN_EN */ + +/* __packed keyword used to decrease the data type alignment to 1-byte */ +#if defined (__CC_ARM) /* ARM Compiler */ +#define __packed __packed +#elif defined (__ICCARM__) /* IAR Compiler */ +#define __packed __packed +#elif defined ( __GNUC__ ) /* GNU Compiler */ +#define __packed __attribute__ ((__packed__)) +#define __weak __attribute__((weak)) +#elif defined (__TASKING__) /* TASKING Compiler */ +#define __packed __unaligned +#endif /* __CC_ARM */ + +#ifdef __cplusplus +} +#endif + +#endif /* ARMCM0_H */ diff --git a/src/sdk/include/hal_dsi_rx_ctrl.h b/src/sdk/include/hal_dsi_rx_ctrl.h new file mode 100644 index 0000000..7786929 --- /dev/null +++ b/src/sdk/include/hal_dsi_rx_ctrl.h @@ -0,0 +1,558 @@ +/******************************************************************************* +* +* +* File: hal_dsi_rx_ctrl.h +* Description: hal mipi dsi rx path control ͷļ +* Version: V0.1 +* Date: 2021-04-06 +* Author: lzy + *******************************************************************************/ +#ifndef __HAL_DSI_RX_CTRL_H__ +#define __HAL_DSI_RX_CTRL_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_dsi_datatype.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ +#define RX_DCS_QUEUE_MAX_SIZE 20 /* DCS洢г */ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +typedef struct hal_dcs_execute_entry_t hal_dcs_execute_entry_t; + +typedef struct hal_dcs_packet_t hal_dcs_packet_t; + +typedef struct hal_dsi_rx_ctrl_handle_t hal_dsi_rx_ctrl_handle_t; + +/* DCS CMD ص, עcus_dcs_entry_table, ƥӦDCS ص*/ +typedef bool (*hal_dsi_rx_ctrl_dcs_execute)(hal_dsi_rx_ctrl_handle_t *rx_handle, hal_dcs_packet_t *dcs_packet); + +/* AP cmd ص, ҪٻCMD ʱע, ΪNULL ʱDSC ָдָparsecus_dcs_entry_tableص */ +typedef bool (*hal_dsi_rx_ctrl_read_entry)(uint8_t data_type, uint8_t dcs_cmd, uint8_t param); + +/* AP PPS »ص,ΪPPS ԼPPS picture width/height, ڷֱл, עýӿʱڲPPS */ +typedef bool (*hal_dsi_rx_ctrl_pps_entry)(uint8_t *pps, uint8_t size, uint32_t pic_width, uint32_t pic_height); + +/** +* @brief hal_rx_dbg_event_e select +*/ +typedef enum hal_rx_dbg_event_e +{ + HAL_RX_DBG_FS = 0, /* Frame start */ + HAL_RX_DBG_EVENT_MAX +} hal_rx_dbg_event_e; + +/* RX debug ص,ڻȡframe start ȹdebug */ +typedef void (*hal_dsi_rx_ctrl_dbg_entry)(hal_rx_dbg_event_e event); + +/** +* @brief dsi rx ctrl handle struct +*/ +typedef struct hal_dsi_rx_ctrl_handle_t +{ + dsi_base_trans_info_t base_info; /* mipi video תϢ */ + dsi_color_code_e rx_color_mode; /* color mode */ + dsi_lane_nume_e rx_lanes; /* mipi data lane */ + dsi_video_mode_type_e rx_nonburst_models; /* transmission packet sequences */ + dsi_virtual_channel_e rx_vc; /* virtual channel number */ + bool compress_en; /* DSC ѹ־ */ + uint32_t rx_hsclk_rate; /* mipi źlane rate */ + uint8_t rx_dsc_pps[DSC_PPS_SIZE]; /* DSC ѹPPS */ + const hal_dcs_execute_entry_t *cus_dcs_entry_table; /* DCSб */ + hal_dsi_rx_ctrl_read_entry rx_dcs_read_entry; /* Hostָݺ,ΪNULLʱrx_dcs_queueעcmd */ + hal_dsi_rx_ctrl_pps_entry pps_update_entry; /* PPS Update ʱص,ڷֱлPPS,ΪNULLʱڲ */ + bool used; /* handleʹñ־λ */ + uint8_t pq_marginal; /* picture quality,Ϊhal_rx_pq_marginal_type_e */ + bool direct_mode; /* video mode ֱͨģʽ,Ԥ,debugʹ */ + hal_dsi_rx_ctrl_dbg_entry rx_debug_cb; /* rx debug ص,ĿǰΪյframe start֮صԤdebug */ + hal_err_handle_level_e err_handler_level; /* RXմʱģresetȼ, ȼԽresetģԽ */ + bool draw_mode; /* ģʽ,debugʹ */ +#if defined(ISP_568) || defined(ISP_368) + uint8_t rx_strength; /* ڵRXźǿȣڿУ׼ģʽλ0~7Ĭ3 */ + hight_performan_mode_e hight_performan_mode; /* ģʽȼ,οhight_performan_mode_e */ + bool pu_optimize; /* ŻPUʾЧĬΪfalse;true:ŻPUʾʾЧ,߹;false:ͨPUģʽ,͹ */ +#endif + bool video_auto_sync; /* Video mode Զͬ */ +} hal_dsi_rx_ctrl_handle_t; + +/** +* @brief DCS command execute entry +*/ +typedef struct hal_dcs_execute_entry_t +{ + uint32_t dcs_command; /* DCS command */ + hal_dsi_rx_ctrl_dcs_execute execute_func; /* command Ӧ */ + bool immediately_func; /* ִл:true-жִ,false-DCS첽ִ */ +} hal_dcs_execute_entry_t; + +/** +* @brief 洢 DCS packet ṹ +*/ +typedef struct hal_dcs_packet_t +{ + uint32_t data_type; /* data type */ + uint32_t dcs_command; /* dcs command */ + uint32_t param_length; /* dcs param length */ + uint8_t *packet_param; /* dcs param */ + const hal_dcs_execute_entry_t *dcs_execute_entry; /* dcs packet */ +} hal_dcs_packet_t; + +/** +* @brief dcs command filter select +*/ +typedef enum +{ + HAL_RX_DCS_FILTER_0 = 0, + HAL_RX_DCS_FILTER_1 = 1, + HAL_RX_DCS_FILTER_2 = 2, + HAL_RX_DCS_FILTER_3 = 3, + HAL_RX_DCS_FILTER_4 = 4, + HAL_RX_DCS_FILTER_5 = 5, + HAL_RX_DCS_FILTER_6 = 6, + HAL_RX_DCS_FILTER_7 = 7, + HAL_RX_DCS_FILTER_MAX +} hal_rx_dcs_filter_sel_e; + +/** +* @brief pentile source color format +*/ +typedef enum +{ + PENTILE_SRC_FORMAT_RGB = 0x0, + PENTILE_SRC_FORMAT_BGR = 0x1, + PENTILE_SRC_FORMAT_RGBG_BGRG = 0x8, + PENTILE_SRC_FORMAT_GBGR_GRGB = 0x9, + PENTILE_SRC_FORMAT_BGRG_RGBG = 0xA, + PENTILE_SRC_FORMAT_GRGB_GBGR = 0xB, + PENTILE_SRC_FORMAT_RGBG_RGBG = 0xC, + PENTILE_SRC_FORMAT_GBGR_GBGR = 0xD, + PENTILE_SRC_FORMAT_BGRG_BGRG = 0xE, + PENTILE_SRC_FORMAT_GRGB_GRGB = 0xF, + PENTILE_SRC_FORMAT_MAX +} pentile_src_format_e; + +/** +* @brief pential G0 G1 swap mode +*/ +typedef enum +{ + PENTILE_G0G1 = 0, + PENTILE_G1G0 = 1 +} pentile_g_swap_e; + +/** +* @brief pential R B swap mode +*/ +typedef enum +{ + PENTILE_RGBG_BGRG = 0, + PENTILE_GGRB_RBGG = 1, + PENTILE_GGBR_BRGG = 3 +} pentile_rb_swap_e; + +/** +* @brief TE źŲģʽ +*/ +typedef enum +{ + TE_HW_MODE = 0, /* TEӲ,Ƶ֡һ */ + TE_USER_MODE = 1, /* ײ㲻TE, hal_dsi_rx_ctrl_gen_a_tear_signal ӿڲ */ + TE_SOFT_60HZ_MODE = 2, /* ײͬ60Hz TE */ + TE_SOFT_90HZ_MODE = 4, /* ײͬ90Hz TE */ + TE_SOFT_120HZ_MODE = 5, /* ײͬ120Hz TE */ + TE_HW_MAX +} te_mode_e; + +/** +* @brief pq_marginal_type select +*/ +typedef enum +{ + PQ_TYPE_0 = 0x0, + PQ_TYPE_1 = 0x1, + PQ_TYPE_2 = 0x3, + PQ_TYPE_3 = 0x2, + PQ_TYPE_4 = 0xA, + PQ_TYPE_5 = 0xE, + PQ_TYPE_6 = 0xC, + PQ_TYPE_7 = 0x1A, + PQ_TYPE_8 = 0x18, + PQ_TYPE_MAX +} hal_rx_pq_marginal_type_e; + +/** +* @brief RX CLK +*/ +typedef enum +{ + RX_CLK_100M = 0, + RX_CLK_150M = 1, + RX_CLK_200M = 2, + RX_CLK_300M = 3, + RX_CLK_MAX +} hal_rx_clk_e; + + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ + +/** +* @brief dsi rx ctrl handle (ͷʱhal_dsi_rx_ctrl_release_handle) +* @param none +* @retval dsi rx handle +*/ +hal_dsi_rx_ctrl_handle_t *hal_dsi_rx_ctrl_create_handle(void); + +/** +* @brief ͷdsi rx ctrl handle +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_release_handle(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief rx ctrl handle PPS +* @param rx_ctrl_handle: dsi rx handle +* @param pps: pps +* @param pps_size: pps +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_pre_init_pps(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint8_t pps[], uint32_t pps_size); + +/** +* @brief ʼdsi rx ģ +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_init(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief dsi rx ģȥʼ +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_deinit(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief dsi rx +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_start(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief dsi rxָ״̬ (debugʹ, rx_ctrl_handleøýӿ) +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_restart(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief ֹͣdsi rx +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_stop(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief ֶRX clk,һRX CLK ɵײԶ,video modeFIFO FULLʹ +* @param rxbr_clk: rx clk, Ҫhs_lane_rate/8 +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_rx_clk(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, hal_rx_clk_e rxbr_clk); + +/** +* @brief MIPI HOSTĶӦ CMD +* @param rx_ctrl_handle: dsi rx handle +* @param data_type: data type +* @param vc: virtual channel +* @param cmd_count: ack command ij +* @param ... : Ҫ͵command(cmd_count һ) +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_send_ack_cmd(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, dsi_ack_data_type_e data_type, dsi_virtual_channel_e vc, uint8_t cmd_count, ...); + +/** +* @brief ʹ鷽ʽظ̰,hal_dsi_rx_ctrl_send_ack_cmdһ +* @param rx_ctrl_handle: dsi rx handle +* @param data_size: 鳤,̶Ϊ4 +* @param data: ظcmd,ϸ涨: +* data[0]:DI(data type) +* data[1]:data 0 +* data[2]:data 1 +* data[3]:ڲpkt type,̶̰Ϊ0 +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_ack_short_cmd(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint8_t data_size, uint8_t data[]); + +/** +* @brief ʹ鷽ʽظ,hal_dsi_rx_ctrl_send_ack_cmdһ +* @param rx_ctrl_handle: dsi rx handle +* @param data_size: 鳤,ΪWord Count + header (header̶Ϊ4) +* @param data: ظcmd,ϸ涨: +* data[0]:DI(data type) +* data[1]:wc 0 (Word Count Ͱλ) +* data[2]:wc 1 (Word Count ߰λ) +* data[3]:ڲpkt type,̶Ϊ1 +* data[N]: +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_ack_long_cmd(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint8_t data_size, uint8_t data[]); + +/** +* @brief 첽DSCӿ,ִcus_dcs_entry_tableӦDCS immediately_funcΪfalseĺ +* @param rx_ctrl_handle: dsi rx handle +* @retval true - 1DSC , false - DSC +*/ +bool hal_dsi_rx_ctrl_dsc_async_handler(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief ʹӲfilterҪCMD,MCUԴЧCMDռ +* @param rx_ctrl_handle: dsi rx handle +* @param filter_number: filter (0-7) +* @param cmd_start: Ҫcommand codeʼλ +* @param cmd_end: Ҫcommand codeֹλ +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_hw_cmd_filter(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, + hal_rx_dcs_filter_sel_e filter_number, + uint32_t cmd_start, uint32_t cmd_end); + +/** +* @brief ͬ,ڵͼ˺ +* @param rx_ctrl_handle: dsi rx handle +* @param line_num: ͬк,Χ1 ~ input height +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_cus_sync_line(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t line_num); + +/** +* @brief ʹpatternmipi(ڲ) +* @param rx_ctrl_handle: dsi rx handle +* @param pg_orient: pattern (0:Vertical mode ; 1:Horizontal mode) +* @param enable: /رpattern +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_enable_test_pattern(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint8_t pg_orient, bool enable); + +/** +* @brief TEź +* @param rx_ctrl_handle: dsi rx handle +* @param inverse_poly: tearźż +* @param te_width: tearźſ(0-1023) +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_te_waveform(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, bool inverse_poly, uint32_t te_width); + +/** +* @brief ƻscld filter,ͼ +* @param rx_ctrl_handle: dsi rx handle +* @param scld_filter_h: ˮƽfilter +* @param scld_filter_v: ֱfilter +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_cus_scld_filter(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t scld_filter_h[32][2], uint32_t scld_filter_v[32][2]); + +/** +* @brief ȡAP BTAظsize +* @param rx_ctrl_handle: dsi rx handle +* @retval ݴС +*/ +uint32_t hal_dsi_rx_ctrl_get_max_ret_size(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief ȡAP Compression Mode Command,ĬΪ0,ʹ +* @param rx_ctrl_handle: dsi rx handle +* @retval AP compressen_en +*/ +bool hal_dsi_rx_ctrl_get_compressen_en(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief һTEź +* @param rx_ctrl_handle: dsi rx handle +* @retval none +*/ +bool hal_dsi_rx_ctrl_gen_a_tear_signal(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief ֱлӿ +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_toggle_resolution(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief ģʽ,ͨΪdebugʹ +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_hight_performan_mode(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief TEźΪģʽ +* @param rx_ctrl_handle: dsi rx handle +* @retval none +*/ +bool hal_dsi_rx_ctrl_set_sw_tear_mode(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief TEźΪӲģʽ +* @param rx_ctrl_handle: dsi rx handle +* @retval none +*/ +bool hal_dsi_rx_ctrl_set_hw_tear_mode(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +/** +* @brief pentileʽ +* @param rx_ctrl_handle: dsi rx handle +* @param src_format: pentile format +* @param g_swap: swap G0 G1 +* @param rb_swap: swap R B +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_pentile_format(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, pentile_src_format_e src_format, pentile_g_swap_e g_swap, pentile_rb_swap_e rb_swap); + +/** +* @brief RX escape clk +* @param rx_ctrl_handle: dsi rx handle +* @param esc_clk: escape clk λHz,10000000ʱCMDΪ10Mhz +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_cus_esc_clk(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t esc_clk); + +/** +* @brief Զ㲢Ӳfilter +* @param rx_ctrl_handle: dsi rx handle +* @param enable: /ر Ӳfilter +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_auto_hw_filter(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, bool enable); + +/* +* @brief DCS cmd ͸ģʽ, Tx init ֮Ч +* @param enable/disable +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_set_dcs_direct_mode(bool enable); + +/* +* @brief ֡޸(video mode) +* @param rx_ctrl_handle: dsi rx handle +* @param frame_rateframe rate +*/ +bool hal_dsi_rx_ctrl_toggle_input_frame_rate(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, dsi_video_frame_rate_e frame_rate); + +/** +* @brief TEģʽչӿ +* @param line_num: ͬк,Χ1 ~ input height +ʼ,stepΪ100𲽼С,ֱȫ˺ +* @param te_mode: te ģʽ,ʹHW mode +* @retval none +*/ +bool hal_dsi_rx_ctrl_set_tear_mode_ex(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t line_num, te_mode_e te_mode); + +/** +* @brief ֱлչӿ +* @param rx_ctrl_handle: dsi rx handle +* @retval true/false +*/ +bool hal_dsi_rx_ctrl_toggle_resolution_ex(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle); + +#if !defined(ISP_568) && !defined(ISP_368) + /* ISP_518/ISP_308 ӿ */ + /** + * @brief ƻ Channel Gain ,ͼ + * @param rx_ctrl_handle: dsi rx handle + * @param gain_r: channel gain coefficient for R + * @param gain_g: channel gain coefficient for G + * @param gain_b: channel gain coefficient for B + * @retval true/false + */ + bool hal_dsi_rx_ctrl_set_cus_pq_gain(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, int r_gain, int g_gain, int b_gain); + + /** + * @brief ƻenhance for luma,ͼ + * @param rx_ctrl_handle: dsi rx handle + * @param enhl_str: Enhance Str + * @param enhl_edgeslope: Enhance Edge Slope + * @retval none + */ + bool hal_dsi_rx_ctrl_set_cus_pq_enh_lum(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t enhl_str, uint32_t enhl_edgeslope); + + /** + * @brief ƻfalse color remove for chroma,ͼ + * @param rx_ctrl_handle: dsi rx handle + * @param desatstr: Ͷȵ Χ:0-4095 + * @param desatslope: Ͷȵб Χ:0-4095 + * @retval none + */ + bool hal_dsi_rx_ctrl_set_cus_pq_enh_chr(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t desatstr, uint32_t desatslope); + + /** + * @brief ƻfalse color remove for chroma2,ͼ + * @param rx_ctrl_handle: dsi rx handle + * @param desatmode: Ͷȵģʽ 0-ͱͶ 1-Ͷ + * @param fc_final_alpha: Ͷȵ Χ:0 - 255 + * @param edge_med_slope: Ͷȵ Χ:0 - 4095 + * @retval none + */ + bool hal_dsi_rx_ctrl_set_cus_pq_enh_chr2(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t desatmode, uint32_t fc_final_alpha, uint32_t edge_med_slope); + +#else + /* ISP_568/ISP_368 ӿ */ + /** + * @brief üvideoಿ֣ڲֻͱmipi900x1792,ʵЧΪ828x1792,ڲüұ߸± + * @param rx_ctrl_handle: dsi rx handle + * @param crop_width: Ҫü + * @param crop_height: Ҫü + * @retval true/false + */ + bool hal_dsi_rx_ctrl_crop_video(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint32_t crop_width, uint32_t crop_height); + + /* + * @brief ʼģʽ,ȫֵ + * @param rx_ctrl_handle: dsi rx handle + * @param red_data: صR + * @param green_data: صG + * @param blue_data: صB + * @retval none + */ + void hal_dsi_rx_ctrl_draw_mode_init(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, uint8_t red_data, uint8_t green_data, uint8_t blue_data); + + /* + * @brief ɫ + * @param rx_ctrl_handle: dsi rx handle + * @param x: صx + * @param y: صy + * @param red_data: صR + * @param green_data: صG + * @param blue_data: صB + * @retval none + */ + void hal_dsi_rx_ctrl_set_pixel_data(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, int x, int y, uint8_t red_data, uint8_t green_data, uint8_t blue_data); + + /* + * @brief ɫ + * @param rx_ctrl_handle: dsi rx handle + * @param x1,y1: ʼ + * @param x2,y2: յ + * @param red_data: صR + * @param green_data: صG + * @param blue_data: صB + * @retval none + */ + void hal_dsi_rx_ctrl_set_rect_pixel_data(hal_dsi_rx_ctrl_handle_t *rx_ctrl_handle, int x1, int x2, int y1, int y2, uint8_t red_data, uint8_t green_data, uint8_t blue_data); +#endif + +#endif //__HAL_DSI_RX_CTRL_H__ diff --git a/src/sdk/include/hal_dsi_tx_ctrl.h b/src/sdk/include/hal_dsi_tx_ctrl.h new file mode 100644 index 0000000..cfcb976 --- /dev/null +++ b/src/sdk/include/hal_dsi_tx_ctrl.h @@ -0,0 +1,284 @@ +/******************************************************************************* +* +* +* File: hal_dsi_tx_ctrl.h +* Description: hal mipi dsi tx ͷļ +* Version: V0.1 +* Date: 2021-04-23 +* Author: wuc + *******************************************************************************/ +#ifndef __HAL_DSI_TX_CTRL_H__ +#define __HAL_DSI_TX_CTRL_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_dsi_datatype.h" +#include "tau_device_datatype.h" +#include "tau_common.h" +#include "hal_gpio.h" +#include "stdint.h" +#include "stdbool.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ + +/** +* @brief ƻMIPI TXṹ +*/ +typedef struct +{ + bool used; /* handleʹñ־λ */ + uint8_t lane_num; + dsi_virtual_channel_e channel_id; + dsi_video_mode_type_e vid_mode; + dsi_tx_cmd_tx_type_e cmd_tx_type; /* ʼģʽʽ0:HS; 1:LP */ + uint8_t pclk_offset; /* lane byte clkHFPLONG HTP */ + uint32_t dpi_vsa; + uint32_t dpi_vbp; + uint32_t dpi_vfp; + uint32_t dpi_hsa; + uint32_t dpi_hbp; + uint32_t dpi_hfp; + dsi_base_trans_info_t base_info; /* mipi video תϢ */ + uint32_t tx_line_delay; /* tx ʾӳ,˾,ڷֱлʱȷлʱ */ + float tx_frame_rate; /* Ĭ60Hz,Ϊ,Ϊdebugʹ */ + bool tx_clkawayshs; /* ĬΪfalse, Ϊtrueʱvideo modeڼclkLP */ + uint8_t blank_rows; /* ĬΪ0, ʹã0ʱЧʾ²blank_rows */ + uint8_t blank_columns; /* ĬΪ0, ʹã0ʱЧʾҲblank_columns */ + bool lp_exit_lpdt; /* ÿһLP CMD˳LPDT */ + bool tx_cmd_mode_sync; /* TX command mode ͬ */ +} hal_dsi_tx_ctrl_handle_t; + +/** +* @brief crop parameters +*/ +typedef struct +{ + uint16_t crop_top; + uint16_t crop_bottom; + uint16_t crop_left; + uint16_t crop_right; +} hal_dsi_tx_crop_t; + +/** +* @brief MIPI TXʼ +* @param tx_ctrl_handle: MIPI TXʵ +* @retval ɹ:0 ʧ:-1 +*/ +bool hal_dsi_tx_ctrl_init(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle); + +/** +* @brief MIPI TXʼ +* @param tx_ctrl_handle: MIPI TXʵ +* @retval ɹ:0 ʧ:-1 +*/ +bool hal_dsi_tx_ctrl_deinit(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle); + +/** +* @brief MIPI TXʵ +* @param +* @retval tx_ctrl_handle: MIPI TXʵ +*/ +hal_dsi_tx_ctrl_handle_t *hal_dsi_tx_ctrl_create_handle(void); + +/** +* @brief MIPI TXͷʵ +* @param tx_ctrl_handle: MIPI TXʵ +* @retval ɹ:0 ʧ:-1 +*/ +bool hal_dsi_tx_ctrl_release_handle(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle); + +/** +* @brief MIPI TXʼ +* @param tx_ctrl_handle: MIPI TXʵ +* @retval ɹ:0 ʧ:-1 +*/ +bool hal_dsi_tx_ctrl_start(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle); + +/** +* @brief MIPI TXֹͣ +* @param tx_ctrl_handle: MIPI TXʵ +* @retval ɹ:0 ʧ:-1 +*/ +bool hal_dsi_tx_ctrl_stop(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle); + +/** +* @brief ʼpanel +* @param +* @retval +*/ +void hal_dsi_tx_ctrl_enter_init_panel_mode(void); + +/** +* @brief ˳ʼpanel +* @param +* @retval +*/ +void hal_dsi_tx_ctrl_exit_init_panel_mode(void); + +/** +* @brief MIPI TX +* @param data_type: ͣοödsi_data_type_e +* @param vc: ͨţοödsi_virtual_channel_e +* @param cmd: DCSָ +* @param size: ȡݳ +* @param data: ݴŵַ +* @retval +*/ +void hal_dsi_tx_ctrl_read_cmd(uint8_t data_type, uint8_t vc, uint8_t cmd, uint8_t size, uint8_t *data); + +/** +* @brief MIPI TX +* @param data_type: ͣοödsi_data_type_e +* @param vc: ͨţοödsi_virtual_channel_e +* @param cmd_count: ɱ +* @param ...: ɱ +* @retval +*/ +void hal_dsi_tx_ctrl_write_cmd(uint8_t data_type, uint8_t vc, uint8_t cmd_count, ...); + +/** +* @brief MIPI TX +* @param data_type: ͣοödsi_data_type_e +* @param vc: ͨţοödsi_virtual_channel_e +* @param size: data +* @param data: data +* @retval +*/ +void hal_dsi_tx_ctrl_write_array_cmd(uint8_t data_type, uint8_t vc, uint8_t size, const uint8_t *data); + +/** +* @brief TXʱӷƵϵͳ +* @param esc_div: TXʱӷƵϵ +* @retval +*/ +void hal_dsi_tx_ctrl_set_escape_clock_div(uint8_t esc_div); + +/** +* @brief ˸λŲ +* @param state: Resetߡ +* @retval +*/ +void hal_dsi_tx_ctrl_panel_reset_pin(gpio_level_e state); + +/** +* @brief òʾ +* @param st_line: ʼ +* @param st_col: ʼ +* @param end_line: +* @param end_col: +* @retval +*/ +void hal_dsi_tx_ctrl_set_partial_disp_area(uint32_t st_line, uint32_t st_col, uint32_t end_line, uint32_t end_col); + +/** +* @brief ʾܿ +* @param pd_en: زʾ +* @retval +*/ +void hal_dsi_tx_ctrl_set_partial_disp(function_state_e pd_en); + +/** +* @brief øдɫ +* @param R: RGBR +* @param G: RGBG +* @param B: RGBB +* @retval +*/ +void hal_dsi_tx_ctrl_set_overwrite_rgb(uint8_t R, uint8_t G, uint8_t B); + +/** +* @brief ȫд +* @param ow_en: ȫд +* @retval +*/ +void hal_dsi_tx_ctrl_set_overwrite(function_state_e ow_en); + +/** +* @brief RGBBGR +* @param endianness: ѡRGBBGRʾ +* @retval +*/ +void hal_dsi_tx_ctrl_set_endianness(dpi_endianness_type_e endianness); + +/** +* @brief CCM +* @param coef: ƻοṹccm_coef_t +* @retval +*/ +void hal_dsi_tx_ctrl_set_ccm(ccm_coef_t coef); + +/** +* @brief TX VPG +* @param vpg_en: ʹVPG +* @param style: VPGʽ +* @retval +*/ +void hal_dsi_tx_ctrl_set_vpg(function_state_e vpg_en, dsi_tx_vpg_style_e style); + +/** +* @brief video modeʹLP CMD +* @param lp_en:ʹLP CMD +* @retval +*/ +void hal_dsi_tx_ctrl_set_lp_cmd(function_state_e lp_en); + +/** +* @brief ütxͼ +* @param tx_ctrl_handle: dsi tx handle +* @param crop: ü +* @retval +*/ +void hal_dsi_tx_crop_pic(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle, hal_dsi_tx_crop_t *crop); + +#if !defined(ISP_568) && !defined(ISP_368) + /* ISP_518/ISP_308 ӿ */ + /** + * @brief ˮƽת + * @param flip_en: ˮƽת + * @retval + */ + void hal_dsi_tx_ctrl_set_horizon_flip(function_state_e flip_en); + + /** + * @brief tx filter + * @param tx_ctrl_handle: dsi tx handle + * @param filter_h: ˮƽfilter + * @param filter_v: ֱfilter + * @retval true/false + */ + bool hal_dsi_tx_ctrl_set_cus_pq_filter(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle, uint32_t filter_h[32][2], uint32_t filter_v[32][2]); + + /** + * @brief txԵ,ֻ + * @param tx_ctrl_handle: dsi tx handle + * @param threshold: Եǿǿ + * @param slope: ԵǿΧ + * @retval true/false + */ + bool hal_dsi_tx_ctrl_set_cus_pq_edge(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle, uint8_t threshold, uint16_t slope); +#else + /* ISP_568/ISP_368 ӿ */ + /** + * @brief tx filter + * @param tx_ctrl_handle: dsi tx handle + * @param filter: tx filter + * @retval true/false + */ + bool hal_dsi_tx_ctrl_set_cus_pq_filter(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle, uint32_t filter[32]); + + /** + * @brief TX command mode ͬӿ,յTEźźãֹ˺ + * @param tx_ctrl_handle: dsi tx handle + * @retval true/false + */ + bool hal_dsi_tx_ctrl_cmd_mode_rcv_te(hal_dsi_tx_ctrl_handle_t *tx_ctrl_handle); +#endif + +#endif //__HAL_DSI_TX_CTRL_H__ diff --git a/src/sdk/include/hal_gpio.h b/src/sdk/include/hal_gpio.h new file mode 100644 index 0000000..3c8ae01 --- /dev/null +++ b/src/sdk/include/hal_gpio.h @@ -0,0 +1,537 @@ +/******************************************************************************* +* +* +* File: hal_gpio.h +* Description gpio HALͷļ +* Version V0.1 +* Date 2021-03-17 +* Author wuc + *******************************************************************************/ +#ifndef __HAL_GPIO_H__ +#define __HAL_GPIO_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_device_datatype.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ +/** +* @brief GPIO pin +*/ +typedef enum +{ + /*GPIOPIN*/ + IO_PAD_GPIO0 = 0, + IO_PAD_GPIO1, + IO_PAD_GPIO2, + IO_PAD_GPIO3, + IO_PAD_GPIO4, + IO_PAD_GPIO5, + IO_PAD_GPIO6, + IO_PAD_RESV, + IO_PAD_GPIO8, + IO_PAD_GPIO9, + IO_PAD_GPIO10, + IO_PAD_GPIO11, + IO_PAD_GPIO12, + IO_PAD_GPIO13, + IO_PAD_GPIO14, + IO_PAD_RESV1, + IO_PAD_RESV2, + IO_PAD_GPIO17, + IO_PAD_GPIO18, + IO_PAD_GPIO19, + IO_PAD_GPIO20, + IO_PAD_GPIO21, + + /*ʵPAD NAMEPIN*/ + IO_PAD_AP_SPIS_MISO = IO_PAD_GPIO0, + IO_PAD_AP_SPIS_MOSI = IO_PAD_GPIO1, + IO_PAD_AP_INT = IO_PAD_GPIO2, + IO_PAD_AP_TE = IO_PAD_GPIO3, + IO_PAD_AP_SWIRE = IO_PAD_GPIO4, + IO_PAD_TD_SPIM_MISO = IO_PAD_GPIO5, + IO_PAD_TD_SPIM_MOSI = IO_PAD_GPIO6, + IO_PAD_TD_RSTN = IO_PAD_RESV, + IO_PAD_TD_TPRSTN = IO_PAD_GPIO8, + IO_PAD_TD_INT = IO_PAD_GPIO9, + IO_PAD_TD_LEDPWM = IO_PAD_GPIO10, + IO_PAD_TD_FC_CLK = IO_PAD_GPIO11, + IO_PAD_TD_FC_CSN = IO_PAD_GPIO12, + IO_PAD_TD_FC_MISO = IO_PAD_GPIO13, + IO_PAD_TD_FC_MOSI = IO_PAD_GPIO14, + IO_PAD_UART_RX = IO_PAD_GPIO17, + IO_PAD_UART_TX = IO_PAD_GPIO18, + IO_PAD_PWMEN = IO_PAD_GPIO19, + IO_PAD_ADCIN = IO_PAD_GPIO20, + IO_PAD_AP_TPRSTN = IO_PAD_GPIO21, + + IO_PAD_AP_SPIS_CLK, + IO_PAD_AP_SPIS_CSN, + IO_PAD_TD_SPIM_CLK, + IO_PAD_TD_SPIM_CSN, + IO_PAD_SFC_CLK, + IO_PAD_SFC_CSN, + IO_PAD_SFC_IO0, + IO_PAD_SFC_IO1, + + IO_PAD_MAX, + + /*ʵBALLPIN*/ + IO_PIN_A1 = IO_PAD_TD_TPRSTN, + IO_PIN_A2 = IO_PAD_TD_FC_CSN, + IO_PIN_A3 = IO_PAD_TD_SPIM_MISO, + IO_PIN_A4 = IO_PAD_TD_SPIM_CLK, + IO_PIN_A5 = IO_PAD_PWMEN, + IO_PIN_A6 = IO_PAD_ADCIN, + IO_PIN_A7 = IO_PAD_AP_INT, + IO_PIN_A8 = IO_PAD_AP_SPIS_MOSI, + IO_PIN_B1 = IO_PAD_TD_FC_CLK, + IO_PIN_B2 = IO_PAD_TD_FC_MISO, + IO_PIN_B3 = IO_PAD_TD_SPIM_MOSI, + IO_PIN_B4 = IO_PAD_TD_SPIM_CSN, + IO_PIN_B5 = IO_PAD_AP_SWIRE, + IO_PIN_B7 = IO_PAD_AP_SPIS_MISO, + IO_PIN_B8 = IO_PAD_AP_SPIS_CSN, + IO_PIN_C1 = IO_PAD_TD_FC_MOSI, + IO_PIN_C2 = IO_PAD_TD_LEDPWM, + IO_PIN_C4 = IO_PAD_UART_TX, + IO_PIN_C5 = IO_PAD_UART_RX, + IO_PIN_C6 = IO_PAD_AP_TE, + IO_PIN_D1 = IO_PAD_TD_RSTN, + IO_PIN_D2 = IO_PAD_TD_INT, + IO_PIN_D7 = IO_PAD_AP_TPRSTN, + IO_PIN_D8 = IO_PAD_AP_SPIS_CLK, +} io_pad_e; + +/** +* @brief PAD_AP_SPIS_CLKѡmode +*/ +typedef enum +{ + IO_MODE_JTAG_TCK = 0, + IO_MODE_SPIS_SCLK = 1, + IO_MODE_I2C0_SCL = 3, +} pad_ap_spis_clk_mode_e; + +/** +* @brief PAD_AP_SPIS_CSNѡmode +*/ +typedef enum +{ + IO_MODE_JTAG_TRSTN = 0, + IO_MODE_SPIS_CSN = 1, + IO_MODE_I2C0_SDA = 3, +} pad_ap_spis_csn_mode_e; + +/** +* @brief PAD_AP_SPIS_MISOѡmode +*/ +typedef enum +{ + IO_MODE_JTAG_TDO = 0, + IO_MODE_SPIS_MISO = 1, + IO_MODE_GPIO0 = 2, + IO_MODE_UART_RX_AP = 3, + IO_MODE_SPIM_MISO_AP = 4, +} pad_ap_spis_miso_mode_e; + +/** +* @brief PAD_AP_SPIS_MOSIѡmode +*/ +typedef enum +{ + IO_MODE_JTAG_TMS = 0, + IO_MODE_SPIS_MOSI = 1, + IO_MODE_GPIO1 = 2, + IO_MODE_UART_TX_AP = 3, + IO_MODE_SPIM_MOSI_AP = 4, +} pad_ap_spis_mosi_mode_e; + +/** +* @brief PAD_AP_TPRSTNѡmode +*/ +typedef enum +{ + IO_MODE_JTAG_TDI = 0, + IO_MODE_GPIO21 = 2, +} pad_ap_tprstn_mode_e; + +/** +* @brief PAD_AP_INTѡmode +*/ +typedef enum +{ + IO_MODE_GPIO2 = 2, +} pad_ap_int_mode_e; + +/** +* @brief PAD_AP_TEѡmode +*/ +typedef enum +{ + IO_MODE_TEAR = 0, + IO_MODE_GPIO3 = 2, +} pad_ap_te_mode_e; + +/** +* @brief PAD_AP_SWIREѡmode +*/ +typedef enum +{ + IO_MODE_SWIRE = 0, + IO_MODE_PWMO = 1, + IO_MODE_GPIO4 = 2, +} pad_ap_swire_mode_e; + +/** +* @brief PAD_TD_SPIM_CLKѡmode +*/ +typedef enum +{ + IO_MODE_SPIM_SCLK = 0, + IO_MODE_I2C1_SCL = 1, +} pad_td_spim_clk_mode_e; + +/** +* @brief PAD_TD_SPIM_CSNѡmode +*/ +typedef enum +{ + IO_MODE_SPIM_CSN = 0, + IO_MODE_I2C1_SDA = 1, +} pad_td_spim_csn_mode_e; + +/** +* @brief PAD_TD_SPIM_MISOѡmode +*/ +typedef enum +{ + IO_MODE_SPIM_MISO = 0, +#if defined(ISP_568) || defined(ISP_368) + IO_MODE_PWMO1 = 1, +#endif + IO_MODE_GPIO5 = 2, +} pad_td_spim_miso_mode_e; + +/** +* @brief PAD_TD_SPIM_MOSIѡmode +*/ +typedef enum +{ + IO_MODE_SPIM_MOSI = 0, + IO_MODE_GPIO6 = 2, +} pad_td_spim_mosi_mode_e; + +/** +* @brief PAD_TD_TPRSTNѡmode +*/ +typedef enum +{ + IO_MODE_GPIO8 = 2, +} pad_td_tprstn_mode_e; + +/** +* @brief PAD_TD_INTѡmode +*/ +typedef enum +{ + IO_MODE_GPIO9_FUNC = 0, + IO_MODE_GPIO9 = 2, +} pad_td_int_mode_e; + +/** +* @brief PAD_TD_LEDPWMѡmode +*/ +typedef enum +{ + IO_MODE_PWMI = 0, +#if defined(ISP_568) || defined(ISP_368) + IO_MODE_PWMO2 = 1, +#endif + IO_MODE_GPIO10 = 2, +} pad_td_ledpwm_mode_e; + +/** +* @brief PAD_TD_FC_CLKѡmode +*/ +typedef enum +{ + IO_MODE_TSPIS_CLK = 0, + IO_MODE_GPIO11 = 2, +} pad_td_fc_clk_mode_e; + +/** +* @brief PAD_TD_FC_CSNѡmode +*/ +typedef enum +{ + IO_MODE_TSPIS_CSN = 0, + IO_MODE_GPIO12 = 2, +} pad_td_fc_csn_mode_e; + +/** +* @brief PAD_TD_FC_MISOѡmode +*/ +typedef enum +{ + IO_MODE_TSPIS_MISO = 0, + IO_MODE_GPIO13 = 2, +} pad_td_fc_miso_mode_e; + +/** +* @brief PAD_TD_FC_MOSIѡmode +*/ +typedef enum +{ + IO_MODE_TSPIS_MOSI = 0, + IO_MODE_GPIO14 = 2, +} pad_td_fc_mosi_mode_e; + +/** +* @brief PAD_UART_RXѡmode +*/ +typedef enum +{ + IO_MODE_UART_RX = 0, + IO_MODE_GPIO17 = 2, +} pad_uart_rx_mode_e; + +/** +* @brief PAD_UART_TXѡmode +*/ +typedef enum +{ + IO_MODE_UART_TX = 0, + IO_MODE_GPIO18 = 2, +} pad_uart_tx_mode_e; + +/** +* @brief PAD_PWMENѡmode +*/ +typedef enum +{ + IO_MODE_GPIO19 = 2, +} pad_pwmen_mode_e; + +/** +* @brief PAD_ADCINѡmode +*/ +typedef enum +{ + IO_MODE_GPIO20 = 2, +} pad_adcin_mode_e; + +/** +* @brief PAD_SFC_CLKѡmode +*/ +typedef enum +{ + IO_MODE_INTER_FLS_CLK = 0, + IO_MODE_EXT_FLS_CLK = 1, +} pad_sfc_clk_mode_e; + +/** +* @brief PAD_SFC_CSNѡmode +*/ +typedef enum +{ + IO_MODE_INTER_FLS_CSN = 0, + IO_MODE_EXT_FLS_CSN = 1, +} pad_sfc_csn_mode_e; + +/** +* @brief PAD_SFC_IO0ѡmode +*/ +typedef enum +{ + IO_MODE_INTER_FLS_IO0 = 0, + IO_MODE_EXT_FLS_MISO = 1, +} pad_sfc_io0_mode_e; + +/** +* @brief PAD_SFC_IO1ѡmode +*/ +typedef enum +{ + IO_MODE_INTER_FLS_IO1 = 0, + IO_MODE_EXT_FLS_MOSI = 1, +} pad_sfc_io1_mode_e; + +/** +* @brief PADѹת +*/ +typedef enum +{ + IO_SLEW_RATE_SLOW = 0, + IO_SLEW_RATE_FAST = 1, +} pad_slew_rate_e; + +/******************************************************************************* +* IOE +*******************************************************************************/ +/** +* @brief GPIO io +*/ +typedef enum +{ + IO_IOE_INPUT = 0, + IO_IOE_OUTPUT +} gpio_ioe_direct_e; + +/** +* @brief GPIO level +*/ +typedef enum +{ + IO_LVL_LOW = 0, + IO_LVL_HIGH +} gpio_level_e; + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief ָPADΪGPIO modeΪinputָжϴʽ +* @param padGPIOţοögpio_pad_e +* @param trig4жϴʽοösys_cfg_trigger_e +* @retval +*/ +void hal_gpio_init_eint(io_pad_e pad, sys_cfg_trigger_e trig); + +/** +* @brief עGPIOжϻص +* @param padGPIOţοögpio_pad_e +* @param cb_funcصַ +* @param dataصַ +* @retval +*/ +void hal_gpio_reg_eint_cb(io_pad_e pad, fcb_type cb_func); + +/** +* @brief GPIOж +* @param padGPIOţοögpio_pad_e +* @param stateؿ +* @retval +*/ +void hal_gpio_ctrl_eint(io_pad_e pad, function_state_e state); + +/** +* @brief ȡGPIOж +* @param padGPIOţοögpio_pad_e +* @retval +*/ +gpio_int_e hal_gpio_get_int_type(io_pad_e pad); + +/** +* @brief ָPADΪGPIO modeΪoutputָʼƽ +* @param padGPIOţοögpio_pad_e +* @param lvlʼƽοögpio_level_e +* @retval +*/ +void hal_gpio_init_output(io_pad_e pad, gpio_level_e lvl); + +/** +* @brief װӿ +* @param padGPIOţοögpio_pad_e +* @param lvlʼƽοögpio_level_e +* @retval +*/ +void hal_gpio_set_output_data(io_pad_e pad, gpio_level_e lvl); + +/** +* @brief װӿչ֧ͬʱ֪ͨIOƽ +* @param pad1GPIOţοögpio_pad_e +* @param pad1_lvlõƽοögpio_level_e +* @param pad2GPIOţοögpio_pad_e +* @param pad2_lvlõƽοögpio_level_e +* @retval +*/ +void hal_gpio_set_output_data_ex(io_pad_e pad1, gpio_level_e pad1_lvl, io_pad_e pad2, gpio_level_e pad2_lvl); + +/** +* @brief ָPADΪGPIO modeΪinput +* @param padGPIOţοögpio_pad_e +* @retval +*/ +void hal_gpio_init_input(io_pad_e pad); + +/** +* @brief ȡƽ +* @param padGPIOţοögpio_pad_e +* @retval +*/ +gpio_level_e hal_gpio_get_input_data(io_pad_e pad); + +/** +* @brief io mode +* @param padGPIOţοögpio_pad_e +* @param modeģʽοPADӦmodeö +* @retval +*/ +void hal_gpio_set_mode(io_pad_e pad, uint8_t mode); + +/** +* @brief ȡָPADĬ״̬ +* @param padGPIOţοögpio_pad_e +* @param up_enableĬ״̬ +* @param down_enableĬ״̬ +* @retval +*/ +void hal_gpio_get_pull_state(io_pad_e pad, function_state_e *up_enable, function_state_e *down_enable); + +/** +* @brief ָPADĬ״̬ +* @param padGPIOţοögpio_pad_e +* @param up_enableĬ״̬ +* @param down_enableĬ״̬ +* @retval +*/ +void hal_gpio_set_pull_state(io_pad_e pad, function_state_e up_enable, function_state_e down_enable); + +/** +* @brief ָPADǷΪʩش +* @param padGPIOţοögpio_pad_e +* @param st_enable1Ϊʩش0Ϊ +* @retval +*/ +void hal_gpio_set_schmitt_trigger(io_pad_e pad, function_state_e st_enable); + +/** +* @brief ָPAD +* @param padGPIOţοögpio_pad_e +* @param strengthǿȣȡֵΪ0~3 +* @retval +*/ +void hal_gpio_set_driving_strength(io_pad_e pad, uint8_t strength); + +/** +* @brief ָPADĵѹת +* @param padGPIOţοögpio_pad_e +* @param rateǿȣȡֵΪ0~3 +* @retval +*/ +void hal_gpio_set_slew_rate(io_pad_e pad, pad_slew_rate_e rate); + +/** +* @brief AP_RSTNж +* @param enable: жϿ +* @param cb_funcص +* @param trigģʽ +* @retval +*/ +void hal_gpio_set_ap_reset_int(bool enable, fcb_type cb_func, sys_cfg_trigger_e trig); + +#endif /* __HAL_GPIO_H__ */ diff --git a/src/sdk/include/hal_i2c_master.h b/src/sdk/include/hal_i2c_master.h new file mode 100644 index 0000000..7d60cb3 --- /dev/null +++ b/src/sdk/include/hal_i2c_master.h @@ -0,0 +1,80 @@ +/******************************************************************************* +* +* +* File: hal_i2c_master.h +* Description i2c hal file +* Version V0.1 +* Date 2021-10-14 +* Author zhanghz +*******************************************************************************/ + +#ifndef __HAL_I2C_MASTER_H__ +#define __HAL_I2C_MASTER_H__ + +#include "tau_device_datatype.h" +#include "tau_common.h" +#include "string.h" + +/************************************************************************** +* @name : hal_i2c_m_dma_init +* @brief : i2c master dma ʼ +* @param[in] : slave_addrĿӻַ +* @param[in] : addr_bitsĿӻַλ +* @param[in] : i2c_speed_hz: ͨ +* @return : +* @retval : +**************************************************************************/ +void hal_i2c_m_dma_init(uint8_t slave_addr, uint8_t addr_bits, uint32_t i2c_speed_hz); + +/************************************************************************** +* @name : hal_i2c_m_dma_write +* @brief : i2c master dma +* @param[in] : txBufferbuffer +* @param[in] : data_sizeݸ +* @return : STATUS_SUCCESS DMA ͨһȫ +* @return : ͳҪµú +* @retval : +**************************************************************************/ +status_t hal_i2c_m_dma_write(const uint8_t *txBuffer, size_t data_size); + +/************************************************************************** +* @name : hal_i2c_m_dma_read +* @brief : i2c master dma +* @param[in] : reg_addressȷͼĴַӻ +* @param[in] : reg_sizeַֽ +* @param[in] : rxBufferbuffer +* @param[in] : data_sizeݳ +* @return : STATUS_SUCCESSĴַͳɹDMAͨһɽ +* @return : ճҪµú +* @retval : +**************************************************************************/ +status_t hal_i2c_m_dma_read(uint32_t reg_address, size_t reg_size, uint8_t *rxBuffer, size_t data_size); + +/************************************************************************** +* @name : hal_i2c_m_transfer_complate +* @brief : ȡ i2c master ״̬ +* @param[in] : +* @return : trueݷ +* @return : falseݻڷ +* @retval : +**************************************************************************/ +bool hal_i2c_m_transfer_complate(void); + +/************************************************************************** +* @name : hal_i2c_m_set_high_impedance +* @brief : I2C IOΪ̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void hal_i2c_m_set_high_impedance(void); +/************************************************************************** +* @name : hal_i2c_m_deinit +* @brief : i2c IPȥʼصʹܡʱӣ +* @param[in] : +* @return : +* @retval : +***************************************************************************/ +void hal_i2c_m_deinit(void); +#endif /* __HAL_I2C_MASTER_H__*/ + diff --git a/src/sdk/include/hal_i2c_slave.h b/src/sdk/include/hal_i2c_slave.h new file mode 100644 index 0000000..96ecb00 --- /dev/null +++ b/src/sdk/include/hal_i2c_slave.h @@ -0,0 +1,179 @@ +/******************************************************************************* +* +* +* File: hal_i2c_slave.h +* Description i2c hal file +* Version V0.1 +* Date 2021-10-14 +* Author zhanghz +*******************************************************************************/ + +#ifndef __HAL_I2C_SLAVE_H__ +#define __HAL_I2C_SLAVE_H__ + +#include "tau_device_datatype.h" +#include "tau_common.h" +#include "string.h" + +typedef enum +{ + I2C_S_INT_READ = 0, // ж + I2C_S_INT_RX, // ж + I2C_S_INT_STOP // stop ж +} e_i2c_s_int_status; + +#if defined(ISP_568) || defined(ISP_368) +typedef enum +{ + I2C_S_0 = 0, + I2C_S_1, + I2C_S_MAX +} i2c_s_index_e; +#endif + +typedef void (*hal_i2c_s_callback_t)(e_i2c_s_int_status int_status, size_t receive_num); + +/************************************************************************** +* @name : hal_i2c_s_init +* @brief : i2c slave ʼ +* @param[in] : slave_addrӻַ +* @param[in] : addr_bitsӻַλ +* @return : +* @retval : +**************************************************************************/ +void hal_i2c_s_init(uint8_t slave_addr, uint8_t addr_bits); + +/************************************************************************** +* @name : hal_i2c_s_dma_write +* @brief : i2c slave dma +* @param[in] : txBufferbuffer +* @param[in] : data_sizeݸ +* @return : STATUS_SUCCESS DMA ͨһȫ +* @return : ͳҪµú +* @retval : +**************************************************************************/ +status_t hal_i2c_s_dma_write(const uint8_t *txBuffer, size_t data_size); + +/************************************************************************** +* @name : hal_i2c_s_nonblocking_read +* @brief : i2c slave ׼ +* @param[in] : rxBufferbuffer +* @param[in] : data_size +* @return : STATUS_SUCCESS׼գʱͨŲһʼ +* @return : óҪµú +* @retval : +**************************************************************************/ +status_t hal_i2c_s_nonblocking_read(uint8_t *rxBuffer, size_t data_size); + +/************************************************************************** +* @name : hal_i2c_s_transfer_complate +* @brief : ȡ i2c slave ״̬ +* @param[in] : +* @return : trueݷ +* @return : falseݻڷ +* @retval : +**************************************************************************/ +bool hal_i2c_s_write_complate(void); + +/************************************************************************** +* @name : hal_i2c_s_read_complate +* @brief : ȡ i2c slave ״̬ +* @param[in] : +* @return : ݽո +* @retval : +**************************************************************************/ +uint8_t hal_i2c_s_read_complate(void); + +/************************************************************************** +* @name : hal_i2c_s_read_complate_clear +* @brief : i2c slave ״̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void hal_i2c_s_read_complate_clear(void); + +/************************************************************************** +* @name : hal_i2c_s_set_dma_tx_cycle +* @brief : I2C cycle ģʽ +* @param[in] : +* @return : ENABLEcycleģʽDISABLEcycleģʽ +* @retval : +**************************************************************************/ +void hal_i2c_s_set_dma_tx_cycle(bool enable); + +/************************************************************************** +* @name : hal_i2c_s_set_transfer +* @brief : i2c ӻݽ +* @param[in] :hal_tp_transfer_phone_tmpָ +* @return : +* @retval : +**************************************************************************/ +void hal_i2c_s_set_transfer(hal_i2c_s_callback_t hal_i2c_s_callback_tmp); + +/************************************************************************** +* @name : hal_i2c_s_read_data +* @brief :read data +* @param[in] : rx_data: +* @return : 1: ɹȡ +* @return : 0: fifo Ϊ +* @retval : +**************************************************************************/ +status_t hal_i2c_s_read_data(uint8_t *rx_data); + +/************************************************************************** +* @name : hal_i2c_s_write_data +* @brief :write data +* @param[in] : tx_data: ׼͵ +* @return : 1: ÷ͳɹ +* @return : 0: fifo +* @retval : +**************************************************************************/ +status_t hal_i2c_s_write_data(const uint8_t tx_data); + +/************************************************************************** + * @name : hal_i2c_s_rxfifo_notempty + * @brief : жϵǰ rxfifo Ƿ + * @param[in] : + * @return : true: rxfifo + * @return : false: rxfifo û + * @retval : + **************************************************************************/ +bool hal_i2c_s_rxfifo_notempty(void); + +/************************************************************************** +* @name : hal_i2c_s_set_high_impedance +* @brief : I2C ӻIOΪ̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void hal_i2c_s_set_high_impedance(void); +/************************************************************************** +* @name : hal_i2c_s_get_tx_byte_num +* @brief : ȡI2Cӻͳɹֽ +* @param[in] : +* @return :ֽ +* @retval : +**************************************************************************/ +int hal_i2c_s_get_tx_byte_num(void); +/************************************************************************** +* @name : hal_i2c_s_deinit +* @brief : i2c IPȥʼصʹܡʱӣ +* @param[in] :slave_num ӻ +* @return : +* @retval : +***************************************************************************/ +void hal_i2c_s_deinit(void); +#if defined(ISP_568) || defined(ISP_368) + /************************************************************************** + * @name : hal_i2c_s_sel + * @brief : i2c slave ѡ + * @param[in] : slaverӻ + * @return : + * @retval : + **************************************************************************/ + void hal_i2c_s_sel(i2c_s_index_e slaver); +#endif +#endif /* __HAL_I2C_SLAVE_H__*/ + diff --git a/src/sdk/include/hal_pwm.h b/src/sdk/include/hal_pwm.h new file mode 100644 index 0000000..9741707 --- /dev/null +++ b/src/sdk/include/hal_pwm.h @@ -0,0 +1,219 @@ +/******************************************************************************* +* +* +* File: hal_pwm.h +* Description pwm HALͷļ +* Version V0.1 +* Date 2021-03-17 +* Author wuc + *******************************************************************************/ +#ifndef __HAL_PWM_H__ +#define __HAL_PWM_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_device_datatype.h" +#include "tau_common.h" +#include "hal_gpio.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/*! @brief PWMܵĶ */ +typedef enum _pwm_out_ctrl_e +{ + PWMO_CTRL_KEEP = 0, + PWMO_CTRL_LOW = 1, + PWMO_CTRL_HIGH = 2, + PWMO_CTRL_TOGGLE = 3, + PWMO_CTRL_MAX +} pwm_out_ctrl_e; + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief PWMOʼ +* @param +* @retval +*/ +void hal_pwm_out_init(void); + +/** +* @brief PWMOʼ +* @param +* @retval +*/ +void hal_pwm_out_deinit(void); + +/** +* @brief PWMOָͣ +* @param stateؿ +* @retval +*/ +void hal_pwm_out_pause(function_state_e state); + +/** +* @brief PWMO岢ʼ +* @param ctl0ֵthr0ʱIJοöpwm_out_ctrl_e +* @param ctl1ֵthr1ʱIJοöpwm_out_ctrl_e +* @param thr0ֵ0λus +* @param thr1ֵ1λus +* @param periodһڵʱ䣬λus +* @retval +*/ +void hal_pwm_out_config_all(pwm_out_ctrl_e ctl0, pwm_out_ctrl_e ctl1, uint32_t thr0, uint32_t thr1, uint32_t period); + +/** +* @brief ͬģʽPWMOв +* @param ctl0ֵthr0ʱIJοöpwm_out_ctrl_e +* @param ctl1ֵthr1ʱIJοöpwm_out_ctrl_e +* @param thr0ֵ0λus +* @param thr1ֵ1λus +* @param periodһڵʱ䣬λus +* @retval +*/ +void hal_pwm_out_sync_all(pwm_out_ctrl_e ctl0, pwm_out_ctrl_e ctl1, uint32_t thr0, uint32_t thr1, uint32_t period); + +/** +* @brief pwmԿƱ +* @param polarity: ԣfalse:ȸߺͣtrue:ȵͺ +* @param duty_ratio: ռձ(0-total_ratio) +* @param total_ratio: ϸ +* @param frequency: ƵʣλHZ +* @retval +*/ +void hal_pwm_out_config_duty_ratio(bool polarity, uint16_t duty_ratio, uint16_t total_ratio, uint32_t frequency); + +/** +* @brief ͬģʽPWMO +* @param periodһڵʱ䣬λus +* @retval +*/ +void hal_pwm_out_sync_period(uint32_t period); + +/** +* @brief ͬģʽPWMOĿ +* @param ctl0ֵthr0ʱIJοöpwm_out_ctrl_e +* @param ctl1ֵthr1ʱIJοöpwm_out_ctrl_e +* @retval +*/ +void hal_pwm_out_sync_ctl(pwm_out_ctrl_e ctl0, pwm_out_ctrl_e ctl1); + +/** +* @brief ֵͬģʽPWMOֵ +* @param thr0ֵ0λus +* @param thr1ֵ1λus +* @retval +*/ +void hal_pwm_out_sync_thr(uint32_t thr0, uint32_t thr1); + +/** +* @brief ͬͣģʽָͣPWMO +* @param pause_stateָͣ +* @retval +*/ +void hal_pwm_out_sync_pause(function_state_e pause_state); + +/** +* @brief PWMIʼ +* @param +* @retval +*/ +void hal_pwm_in_init(void); + +/** +* @brief PWMIʼ +* @param +* @retval +*/ +void hal_pwm_in_deinit(void); + +/** +* @brief עPWMIжϻصشPWMIжָ룬οpwm_int_type_e +* @param cb_funcصַ +* @retval +*/ +void hal_pwm_in_register_callback(fcb_type cb_func); + +/** +* @brief PWMIжϵĿ +* @param high_overflow_enhigh overflowжʹܿ +* @param low_overflow_enlow overflowжʹܿ +* @param total_overflow_entotal overflowжʹܿ +* @param high_done_enhigh doneжʹܿ +* @param low_done_enlow doneжʹܿ +* @param total_done_entotal doneжʹܿ +* @retval +*/ +void hal_pwm_in_config_int(function_state_e high_overflow_en, function_state_e low_overflow_en, function_state_e total_overflow_en, + function_state_e high_done_en, function_state_e low_done_en, function_state_e total_done_en); + +/** +* @brief PWMIжϵĿ +* @param pwm_intжͣοöpwm_int_type_e +* @param enableƿ +* @retval +*/ +void hal_pwm_in_set_int(pwm_int_type_e pwm_int, function_state_e enable); + +/** +* @brief رPWMIж +* @param +* @retval +*/ +void hal_pwm_in_clear_int(void); + +/** +* @brief PWMIж +* @param stateؿ +* @retval +*/ +void hal_pwm_in_ctrl_int(function_state_e state); + +/** +* @brief ȡPWMIʱ +* @param +* @retval ʱλus +*/ +uint32_t hal_pwm_in_get_total_period(void); + +/** +* @brief ȡPWMIߵƽʱ +* @param +* @retval ߵƽʱλus +*/ +uint32_t hal_pwm_in_get_high_period(void); + +/** +* @brief ȡPWMI͵ƽʱ +* @param +* @retval ͵ƽʱλus +*/ +uint32_t hal_pwm_in_get_low_period(void); + +/** +* @brief ȡPWMIۻ +* @param +* @retval ģʹܵǰʱظ32λ¼ +*/ +uint32_t hal_pwm_in_get_current_count(void); + +#if defined(ISP_568) || defined(ISP_368) + /** + * @brief ѡPWMOIO + * @param pad: PWMOIO,ĬΪIO_PAD_AP_SWIRE,ѡͨIO_PAD_TD_SPIM_MISOIO_PAD_TD_LEDPWM + * @retval + */ + void hal_pwm_out_sel_io(io_pad_e pad); +#endif +#endif /* __HAL_PWM_H__ */ diff --git a/src/sdk/include/hal_spi_master.h b/src/sdk/include/hal_spi_master.h new file mode 100644 index 0000000..00c9b50 --- /dev/null +++ b/src/sdk/include/hal_spi_master.h @@ -0,0 +1,89 @@ +/******************************************************************************* +* +* +* File: hal_spi_touch.h +* Description spi hal file +* Version V0.1 +* Date 2021-10-25 +* Author zhanghz +*******************************************************************************/ + +#ifndef __HAL_SPI_MASTER_H__ +#define __HAL_SPI_MASTER_H__ + +#include "tau_device_datatype.h" +#include "tau_common.h" +#include "string.h" + +/************************************************************************** +* @name : hal_spi_m_dma_init +* @brief : SPIM DMA ʼ +* @param[in] :speedͨ +* @param[in] :cpha: õһʱػߵڶʱЧ +* @param[in] :cpol: ߿ʱʱӵƽ +* @return : +* @retval : +**************************************************************************/ +void hal_spi_m_dma_init(uint32_t speed, uint8_t cpha, uint8_t cpol); + +/************************************************************************** +* @name : hal_spi_m_dma_write +* @brief : SPIM +* @param[in] :data_buffer: buffer ͷַ +* @param[in] :data_size: buffer +* @return :STATUS_SUCCESS: óɹݲһ +* @return :òɹҪ÷ +* @retval : +**************************************************************************/ +status_t hal_spi_m_dma_write(const uint8_t *data_buffer, size_t data_size); + +/************************************************************************** +* @name : hal_spi_m_dma_read +* @brief : SPIM ȡ +* @param[in] :cmd: buffer ͷַ +* @param[in] :cmd_size: buffer +* @param[in] :data_buffer: ȡ buffer ͷַ +* @param[in] :data_size: ȡ buffer +* @return :STATUS_SUCCESS: óɹݲһȡ +* @return :òɹҪ÷ +* @retval : +**************************************************************************/ +status_t hal_spi_m_dma_read(const uint8_t *cmd, size_t cmd_size, uint8_t *data_buffer, size_t data_size); + +/************************************************************************** +* @name : hal_spi_m_get_transfer_complate +* @brief : ȡ SPIM ͨ״̬ +* @param[in] : +* @return :trueͨ +* @retval : +**************************************************************************/ +bool hal_spi_m_get_transfer_complate(void); + +/************************************************************************** +* @name : hal_spi_m_clear_rxfifo +* @brief : rxfifo е +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void hal_spi_m_clear_rxfifo(void); + +/************************************************************************** +* @name : hal_spi_m_set_high_impedance +* @brief : SPI IOΪ̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void hal_spi_m_set_high_impedance(void); +/************************************************************************** +* @name : hal_spi_m_deinit +* @brief : SPI ȥʼ(صSPIM) +* @param[in] : +* @return :true +* @retval : +**************************************************************************/ +bool hal_spi_m_deinit(void); + +#endif + diff --git a/src/sdk/include/hal_spi_slave.h b/src/sdk/include/hal_spi_slave.h new file mode 100644 index 0000000..fc0c57f --- /dev/null +++ b/src/sdk/include/hal_spi_slave.h @@ -0,0 +1,181 @@ +/******************************************************************************* +* Copyright (C) 2021-2022, All Rights Reserved. +* +* File: hal_spi_slave.h +* Description spi slave hal file +* Version V0.1 +* Date 2021-10-23 +* Author lzy +*******************************************************************************/ +#ifndef __HAL_SPI_SLAVE_H__ +#define __HAL_SPI_SLAVE_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_dsi_datatype.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/* +Զģʽevent eg:rx_buffer_size=8, host16byte, +յǰ8byteʱSPI_EVENT_RCV_FULL¼,¼, +ɺhostCS,SPI_EVENT_RCV_CS_HIGH¼ +*/ +typedef enum +{ + SPI_EVENT_RCV_DATA = 0, /* ֶģʽ£SPIS ÿһݼ¼ */ + SPI_EVENT_RCV_FULL, /* Զģʽ SPIS ݵbuffer size¼ */ + SPI_EVENT_RCV_CS_HIGH, /* Զģʽ SPIS յCS ߵź */ +} hal_spis_event_e; + +typedef struct hal_spi_packet_info_t +{ + uint8_t *rx_buffer; /* buffer */ + uint32_t rx_buffer_size; /* buffer size */ + bool rx_circle; /* circle mode */ + const uint8_t *tx_buffer; /* buffer */ + uint32_t tx_buffer_size; /* buffer size */ + bool tx_circle; /* circle mode */ + uint32_t packet_size; /* packet size */ +} hal_spi_packet_info_t; + +typedef void (*hal_spi_slave_cb)(hal_spis_event_e event, hal_spi_packet_info_t *packet_info); + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief ʼspi slave ģ +* @param cpha: λ +* @param cpol: +* @param dma: ԶģʽDMA enable +* @retval true/false +*/ +bool hal_spi_slave_init(uint8_t cpha, uint8_t cpol, bool dma); + +/** +* @brief spi slave ģȥʼ +* @param none +* @retval true/false +*/ +bool hal_spi_slave_deinit(void); + +/** +* @brief spi slave עص +* @param cbcall back +* @retval true/false +*/ +bool hal_spi_slave_register_callback(hal_spi_slave_cb cb); + +/** +* @brief spi slave enable +* @param none +* @retval true/false +*/ +bool hal_spi_slave_enable(void); + +/** +* @brief spi slave disable +* @param none +* @retval true/false +*/ +bool hal_spi_slave_disable(void); + +/** +* @brief spi slave Զbuffer, ײԶݺcallback, bufferΪNULLʱΪԶģʽ +* @param bufferԶģʽݽbuffer +* @param size Զģʽݽbuffer size +* @param circlecircle modepacket size buffer size ʱoffset 0д(ݲ֧) +* @retval true/false +*/ +bool hal_spi_slave_set_auto_rx_buffer(uint8_t *buffer, uint32_t size, bool circle); + +/** +* @brief spi slave Զbuffer +* @param bufferԶģʽݷbuffer, bufferΪNULLΪлΪԶģʽ +* @param size Զģʽݷbuffer size +* @param circlecircle modeظbuffer +* @retval true/false +*/ +bool hal_spi_slave_set_auto_tx_buffer(const uint8_t *buffer, uint32_t size, bool circle); + +/** +* @brief spi slave Զ +* @param none +* @retval true/false +*/ +bool hal_spi_slave_auto_transfer_start(void); + +/** +* @brief spi slave ֹͣԶ(circle mode packetʹ) +* @param none +* @retval true/false +*/ +bool hal_spi_slave_auto_transfer_abort(void); + +/** +* @brief spi slave flush fifo(circle mode packetʹ) +* @param none +* @retval true/false +*/ +bool hal_spi_slave_flush_fifo(void); + +/** +* @brief reset spis tx,spis +* @param bufferԶģʽݷbuffer +* @param size Զģʽݷbuffer size +* @param circlecircle modeظbuffer +* @retval true/false +*/ +bool hal_spi_slave_reset_tx(const uint8_t *buffer, uint32_t size, bool circle); + +/** +* @brief check spi slave busy(CS status) +* @param none +* @retval true/false +*/ +bool hal_spi_slave_busy(void); + +/** +* @brief ȡrx fifo ǿ +* @param none +* @retval true/false +*/ +bool hal_spi_slave_get_rxfifo_notempty(void); + +/** +* @brief ֶģʽ´rx fifo ȡ +* @param none +* @retval true/false +*/ +bool hal_spi_slave_read_data(uint32_t *data); + +/** +* @brief ֶģʽtx fifo д +* @param none +* @retval true/false +*/ +bool hal_spi_slave_write_data(const uint8_t data); + +/************************************************************************** +* @name : hal_spi_s_set_high_impedance +* @brief : SPI ӻIOΪ̬ +* @param[in] : +* @return : +* @retval : +**************************************************************************/ +void hal_spi_s_set_high_impedance(void); + +#endif /* __HAL_SPI_SLAVE_H__*/ + diff --git a/src/sdk/include/hal_swire.h b/src/sdk/include/hal_swire.h new file mode 100644 index 0000000..9660e83 --- /dev/null +++ b/src/sdk/include/hal_swire.h @@ -0,0 +1,75 @@ +/******************************************************************************* +* +* +* File: hal_swire.h +* Description swire HALͷļ +* Version V0.1 +* Date 2021-03-17 +* Author wuc + *******************************************************************************/ +#ifndef __HAL_SWIRE_H__ +#define __HAL_SWIRE_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_device_datatype.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief SWIREʼ +* @param +* @retval +*/ +void hal_swire_init(void); + +/** +* @brief SWIREʼ +* @param +* @retval +*/ +void hal_swire_deinit(void); + +/** +* @brief SWIRE岢ʼ +* @param start_timeʼʱλus +* @param stop_timeʱλus300us +* @param high_timeߵƽʱλus +* @param low_time͵ƽʱλus +* @param pulseظ +* @retval +*/ +void hal_swire_start(uint32_t start_time, uint32_t stop_time, + uint32_t high_time, uint32_t low_time, + uint32_t pulse); + +/** +* @brief 򿪻رձ +* @param stateؿ +* @retval +*/ +void hal_swire_open(function_state_e state); + +/** +* @brief עص +* @param cb_funcصַ +* @retval +*/ +void hal_swire_register_callback(fcb_type cb_func); + +#endif /* __HAL_SWIRE_H__ */ diff --git a/src/sdk/include/hal_system.h b/src/sdk/include/hal_system.h new file mode 100644 index 0000000..84f7320 --- /dev/null +++ b/src/sdk/include/hal_system.h @@ -0,0 +1,181 @@ +/******************************************************************************* +* +* +* File: hal_system.h +* Description hal ͨϵͳӿͷļ +* Version V0.1 +* Date 2021-05-21 +* Author lzy + *******************************************************************************/ +#ifndef __HAL_SYSTEM_H__ +#define __HAL_SYSTEM_H__ +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ + +/** +* @brief system ʼ +* @param none +* @retval none +*/ +void hal_system_init(uint32_t sysclk); + +/** +* @brief system ʼ console +* @param baud_rate +* @retval none +*/ +void hal_system_init_console(uint32_t baud_rate); + +/** +* @brief mcuidleģʽ,ȴжϻ +* @param disable_systick: idleʱǷرsystick(˳idle ָsystick) +* @retval none +*/ +void hal_system_idle_mode(bool disable_systick); + +/** +* @brief עsystickص +* @param cb_funcصַ +* @retval +*/ +void hal_system_register_systick_cb(fcb_type cb_func); + +/** +* @brief sys tickt +* @param ms: sys tickt , Χ1-10ms +* @retval true/false +*/ +bool hal_system_enable_systick(uint8_t ms); + +/** +* @brief ȡsystickt +* @param none +* @retval ǰsysticktֵ +*/ +bool hal_system_disable_systick(void); + +/** +* @brief ȡsystickt +* @param none +* @retval ǰsysticktֵ +*/ +uint32_t hal_system_get_tick(void); + +/** +* @brief deep sleep mode ģʽ, ȴAP_RSTN +* @param polarity true:ػ, false:½ػ +* @retval none +*/ +void hal_system_deep_sleep_mode(bool polarity); + +/** +* @brief ùflash(ʹùעر,Ļ) +* @param enable:true:ͨF_SPIڲflash , false:ͨF_SPIڲflash +* @retval true/false +*/ +bool hal_system_share_flash_mode(bool enable); + +/** +* @brief sleep mode +* @param enable +* @retval none +*/ +void hal_system_sleep_mode(bool enable); + +/** +* @brief reset chip +* @param none +* @retval none +*/ +void hal_system_reset_chip(void); + +/** +* @brief PVD +* @param none +* @retval none +*/ +void hal_system_set_pvd(bool enable); + +/** +* @brief VCCԴأ +* ʹó: VCC磬13D13MʹԴʱرڲVCC,ֹԴ +* @param enable: true:CP, false:رCP +* @retval none +*/ +void hal_system_set_vcc(bool enable); + +/** +* @brief ûֽʽflashȡ,ҳȡÿҳ1024ֽ +* @param *usr_cfg_t_addr(׵ַ), + usr_cfg_t_size(СԳ1024԰ҳҲҳ) + flash_page ҳ0~63 +* @retval bool +*/ +bool hal_system_flash_read(uint8_t *usr_cfg_t_addr, uint16_t usr_cfg_t_size, uint8_t flash_page); + +/** +* @brief ûֽʽflash(ޣƵд),ҳд룬ÿҳ1024ֽ +* @param *usr_cfg_t_addr(׵ַ), + usr_cfg_t_size(СԳ1024԰ҳдҲҳд) + Ƽҳ˳д뷽ʽһα0ҳʼд룬ſ1~63ҳд + flash_page дҳ0~63 +* @retval bool УsizeǷ񳬳 +*/ +bool hal_system_flash_write(uint8_t *usr_cfg_t_addr, uint16_t usr_cfg_t_size, uint8_t flash_page); + +/** +* @brief flash˳deep sleep power mode +* @param 0xABָ +* @retval null +*/ +void hal_system_flash_release_power_down(void); + +/** +* @brief flashdeep sleep power mode +* @param 0xB9ָ +* @retval null +*/ +void hal_system_flash_power_down(void); + +#if defined(ISP_568) || defined(ISP_368) + /** + * @brief DPHYڲУ׼ + * @param en: ʹܿ + * @retval none + */ + void hal_system_set_phy_calibration(bool en); +#endif + +/** +* @brief ȡλõdebug state +* @param none +* @retval debug state +*/ +uint32_t hal_system_get_debug_state(void); + +/** +* @brief clear debug state(debug only) +* @param none +* @retval none +*/ +void hal_system_clear_debug_state(void); + +#endif //__HAL_SYSTEM_H__ diff --git a/src/sdk/include/hal_timer.h b/src/sdk/include/hal_timer.h new file mode 100644 index 0000000..4930676 --- /dev/null +++ b/src/sdk/include/hal_timer.h @@ -0,0 +1,92 @@ +/******************************************************************************* +* +* +* File: hal_timer.h +* Description timer HALͷļ +* Version V0.1 +* Date 2021-03-16 +* Author wuc + *******************************************************************************/ +#ifndef __HAL_TIMER_H__ +#define __HAL_TIMER_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_device_datatype.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief ָʱʼ +* @param indexʵ(0~3)οötimer_num_e +* @retval +*/ +void hal_timer_init(timer_num_e index); + +/** +* @brief ָʱʼ +* @param indexʵ(0~3)οötimer_num_e +* @retval +*/ +void hal_timer_deinit(timer_num_e index); + +/** +* @brief ָʱ +* @param indexʵ(0~3)οötimer_num_e +* @param msʱʱ䣬λmsӦóһmsģӦÿҪʱ + ֱʱ䣬ڽӿڲʱмĴá +* @param cb_funcصַҪNULL +* @param dataصIJַҪNULL +* @retval +*/ +void hal_timer_start(timer_num_e index, uint32_t ms, fcb_type cb_func, void *data); + +/** +* @brief ָʱ +* @param indexʵ(0~3)οötimer_num_e +* @param usʱʱ䣬λusӦóһusģӦÿҪʱ + ֱʱ䣬ڽӿڲʱмĴá +* @param cb_funcصַҪNULL +* @param dataصIJַҪNULL +* @retval +*/ +void hal_timer_start_ex(timer_num_e index, uint32_t us, fcb_type cb_func, void *data); + +/** +* @brief ָֹͣʱ +* @param indexʵ(0~3)οötimer_num_e +* @retval +*/ +void hal_timer_stop(timer_num_e index); + +/** +* @brief öʱǷѭʱ +* @param indexʵ(0~3)οötimer_num_e +* @param bool enableѭʱʹ +* @retval +*/ +void hal_timer_set_repeat(timer_num_e index, bool repeat); + +/** +* @brief ȡָָʾ״̬ +* @param indexʵ(0~3)οötimer_num_e +* @retval οtimer_status_e +*/ +timer_status_e hal_timer_get_status(timer_num_e index); + +#endif /* __HAL_TIMER_H__ */ diff --git a/src/sdk/include/hal_uart.h b/src/sdk/include/hal_uart.h new file mode 100644 index 0000000..82efe74 --- /dev/null +++ b/src/sdk/include/hal_uart.h @@ -0,0 +1,131 @@ +/******************************************************************************* +* +* +* File: hal_uart.h +* Description +* Version V0.1 +* Date 2021-11-24 +* Author kc +*******************************************************************************/ + +#ifndef __HAL_UART_H__ +#define __HAL_UART_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "stdint.h" +#include "tau_common.h" + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +typedef enum +{ + HAL_UART_STOPBIT_1 = 0, + HAL_UART_STOPBIT_2 = 1 +} hal_uart_stopbit_e; + +typedef enum +{ + HAL_UART_PARITY_NO = 0, + HAL_UART_PARITY_ODD = 0x01, + HAL_UART_PARITY_EVEN = 0x03, +} hal_uart_parity_e; + +typedef enum +{ + HAL_UART_DATAWIDTH_6 = 1, + HAL_UART_DATAWIDTH_7 = 2, + HAL_UART_DATAWIDTH_8 = 3 +} hal_uart_datawidth_e; + + +typedef struct +{ + uint32_t baudrate; + hal_uart_stopbit_e stopbits; + hal_uart_datawidth_e data_width; + hal_uart_parity_e parity; +} hal_uart_config_t; + + +typedef struct _hal_uart_handle_t +{ + hal_uart_config_t uart_config; + void (* txdmacallback)(void); + void (* rxdmacallback)(void); +} hal_uart_handle_t; + + +typedef enum +{ + HAL_UART_OK = 0x00U, + HAL_UART_ERROR = 0x01U, + HAL_UART_BUSY = 0x02U, + HAL_UART_TIMEOUT = 0x03U +} hal_uart_status; + + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief ʼuart IJʡλȲ +* @param hal_uart_handle_t +* @retval hal_uart_status +*/ +hal_uart_status hal_uart_init(hal_uart_handle_t *huart); + +/** +* @brief رuart +* @param hal_uart_handle_t +* @retval hal_uart_status +*/ +hal_uart_status hal_uart_deinit(hal_uart_handle_t *huart); + +/** +* @brief ʽ +* @param hal_uart_handle_t +* @param pdata:ָ +* @param size:ݴС +* @retval hal_uart_status +*/ +hal_uart_status hal_uart_transmit_blocking(hal_uart_handle_t *huart, uint8_t *pdata, uint16_t size); + +/** +* @brief ʽ +* @param hal_uart_handle_t +* @param pdata:ָ +* @param size:ݴС +* @retval hal_uart_status +*/ +hal_uart_status hal_uart_receive_blocking(hal_uart_handle_t *huart, uint8_t *pdata, uint16_t size); + +/** +* @brief ʹDMAݣTXRXһDMA ͨҪTX/RXܽRX/TXĴ +* @param hal_uart_handle_t +* @param pdata:ָ +* @param size:ݴС +* @retval hal_uart_status +*/ +hal_uart_status hal_uart_transmit_dma(hal_uart_handle_t *huart, uint8_t *pdata, uint16_t size); + +/** +* @brief ʹDMAݣTXRXһDMA ͨҪTX/RXܽRX/TXĴ +* @param hal_uart_handle_t +* @param pdata:ָ +* @param size:ݴС +* @retval hal_uart_status +*/ +hal_uart_status hal_uart_receive_dma(hal_uart_handle_t *huart, uint8_t *pdata, uint16_t size); + +#endif /* __HAL_UART_H__ */ diff --git a/src/sdk/include/hal_wdg.h b/src/sdk/include/hal_wdg.h new file mode 100644 index 0000000..2cc0247 --- /dev/null +++ b/src/sdk/include/hal_wdg.h @@ -0,0 +1,94 @@ +/******************************************************************************* +* +* +* File: hal_wdg.h +* Description wdg HALͷļ +* Version V0.1 +* Date 2021-03-16 +* Author wuc + *******************************************************************************/ +#ifndef __HAL_WDG_H__ +#define __HAL_WDG_H__ + +/******************************************************************************* +* 1.Included files +*******************************************************************************/ +#include "tau_device_datatype.h" +#include "tau_common.h" + + +/******************************************************************************* +* 2.Global constant and macro definitions using #define +*******************************************************************************/ + +/******************************************************************************* +* 3.Global structures, unions and enumerations using typedef +*******************************************************************************/ +/*! + * @brief watch dogģʽ + */ +typedef enum +{ + WDG_MODE_RESET = 0, //λģʽܷɸλ + WDG_MODE_INTERRUPT = 1 //жģʽܷɽж +} wdg_mode_e; + +/******************************************************************************* +* 4.Global variable extern declarations +*******************************************************************************/ + +/******************************************************************************* +* 5.Global function prototypes +*******************************************************************************/ +/** +* @brief Źʼ +* @param +* @retval +*/ +void hal_wdg_init(void); + +/** +* @brief Źʼ +* @param +* @retval +*/ +void hal_wdg_deinit(void); + +/** +* @brief Ź +* @param wdg_mode_e modeSel: λжģʽ +* @param uint32_t load: ʱʱ䣬λms +* @retval +*/ +void hal_wdg_start(wdg_mode_e modeSel, uint32_t load); + +/** +* @brief ֹͣŹ +* @param +* @retval +*/ +void hal_wdg_stop(void); + +/** +* @brief WDGǷѭʱ +* @param enableѭʱʹ +* @retval +*/ +void hal_wdg_set_repeat(bool repeat); + +/** +* @brief עжϻص +* @param cb_funcصַ +* @param dataصַ +* @retval +*/ +void hal_wdg_register_callback(fcb_type cb_func, void *data); + +/** +* @brief ι +* @param +* @retval +*/ +void hal_wdg_kick_dog(void); + +#endif /* __HAL_WDG_H__ */ diff --git a/src/sdk/sdk_version.h b/src/sdk/sdk_version.h new file mode 100644 index 0000000..def350e --- /dev/null +++ b/src/sdk/sdk_version.h @@ -0,0 +1 @@ +#define SDK_REVISION 4243 \ No newline at end of file diff --git a/~$调试记录_Note20_NT37701AH_CSOT667_20230324(WL368).xlsx b/~$调试记录_Note20_NT37701AH_CSOT667_20230324(WL368).xlsx new file mode 100644 index 0000000000000000000000000000000000000000..34cab21292aee90c1e4d1549b873914424c773a5 GIT binary patch literal 165 acmZQ^3=R!eAQ`YQI5Gq?gaWYw9UuVQx(@*W literal 0 HcmV?d00001